Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Process vs concurrent stataments?

Thread Tools

Process vs concurrent stataments?

Posts: n/a
On Jan 20, 12:19*pm, Jonathan Bromley <(E-Mail Removed)>
> * q <= '0' when rst = '1' else FUNC(d,q) when rising_edge(clk);

Yep, that'll work, assuming q is not an output port.

This is one of those interesting situations where the RTL (in a
process) can describe a behavior without having to read an output, but
the implementation must read the output, or a buffered version thereof
(clock enables are usually done with a multiplexer on the register
input, with one of the mux inputs being the register's output).

Reply With Quote
Posts: n/a
On Jan 21, 12:27*pm, Jim Lewis <(E-Mail Removed)> wrote:

> I don't find asynchronous and synchronous reset trade-off as clear
> cut as this. *Does anyone else have a compiled summary of the
> whys and why nots of asynchronous vs synchronous resets?
> Off the top of my head, this is what I consider:
> Match what the target technology (FPGA or ASIC) does best.
> * *If the technology natively supports asynchronous resets, synchronous
> * *reset will cost you a data path element or part of one in an FPGA (one
> * *input in a LUT based FPGA). *In some cases this will increase both
> * *area and timing.


I've seen both utilization and timing improve somewhat in Xilinx
Virtex-4 designs when switching from async to synchronous resets. I'm
led to believe this is because the sync reset inputs of the flops can
be used to implement some of the synchronous logic as well, giving the
synthesizer new optimization opportunities. Synchronous logic
obviously can't be optimized into an async reset input of a flop.


Reply With Quote

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Re: Why not mix concurrent and synchronous assignments in the same process? KJ VHDL 4 09-21-2012 01:11 PM
parallel/concurrent process in python Python 4 03-10-2009 11:51 PM
Concurrent, persistent background process for a J2EE container Arne Vajh°j Java 23 08-31-2008 02:15 AM
Process or concurrent statement? Daniel VHDL 6 01-30-2008 06:17 AM
problems locating the concurrent EDU.oswego.cs.dl.util.concurrent package Pep Java 6 08-16-2005 07:26 AM