| Home | Forums | Reviews | Guides | Newsgroups | Register | Search |
![]() |
| Thread Tools |
![]() |
| Thread Tools | |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| ANYONE HAS A VHDL CODE EXAMPLE FOR A PHERIPHERAL DEVICE INTERFACE DESIGN to a PC PARALLEL PORT (ECP MODE) | LRCR | VHDL | 1 | 05-23-2006 05:16 PM |
| Pin declarations in EC/ECP FPGAs | =?ISO-8859-1?Q?Andr=E9s?= | VHDL | 11 | 03-11-2005 05:35 AM |
| EC/ECP Map Problem | =?ISO-8859-1?Q?Andr=E9s?= | VHDL | 2 | 03-01-2005 12:45 PM |
| setting up ECP ports | Rich | Computer Support | 7 | 09-03-2003 08:26 PM |
| Parallel Port Modes - Which is faster EPP or ECP | Lightspeed | A+ Certification | 0 | 08-06-2003 12:27 PM |