Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > General Computer Discussion > Hardware > Nested FOR loops in VHDL...

Reply
Thread Tools

Nested FOR loops in VHDL...

 
 
yokeshr yokeshr is offline
Junior Member
Join Date: Dec 2008
Location: sshhh...
Posts: 1
 
      12-16-2008
Hi people...

I designed a generic parallel CRC generator and i used nested for loops for tat...When simulated, there is no prob with this... But synthesis doesn't procede at all... Some said nested FOR loops sre not synthsizable... On googlin, I couldn find a constraint like tat... Can anyone help me wit this...

Thanks and Regards,
Yokesh
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Loops with loops using html-template Me Perl Misc 2 01-12-2006 05:07 PM
nested loops and conditional statements Porthos XML 3 02-07-2005 08:47 PM
dynamic number of nested loops Allan Bruce Java 5 07-03-2004 09:12 PM
break or continue out of nested loops viza C Programming 5 07-17-2003 04:04 AM
compacting similar nested for loops SplaTTer C++ 2 07-02-2003 09:16 PM



Advertisments