Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - Link for Joining the FPGA/CPLD Design Group on LinkedIn

 
Thread Tools Search this Thread
Old 11-17-2008, 11:32 AM   #1
Default Link for Joining the FPGA/CPLD Design Group on LinkedIn


Link for Joining the FPGA/CPLD Design Group on LinkedIn

http://www.linkedin.com/e/gis/56713/3CC3BF77FD22

Group for People Involved In the Design and Verification of FPGA's,
other Programmable Logic , and CPLD's to Exchange Idea's and
Techniques. You should have FPGA / CPLD Design / Verification on your
Profile. (The focus is more on FPGA/CPLD in the product as opposed to
FPGA's solely as a path to an ASIC) VHDL / Verilog / ABLE / SystemC
and other HDL's as well. Vendors included: Xilinx, Altera, Actel,
Lattice, Atmel, QuickLogic, Tabula, Silicon Blue, Mentor, Cadence,
Synopsys, Aldec, NI, Altium, and Many Others.


cpld-fpga-asic
  Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Error: Physical sythesis tool PALAC is not supported by Formal Verification tool Conf bbiandov Software 0 12-22-2008 05:25 AM
Sewing, Embroidery & SignMaking Software.. embsupply Software 0 10-02-2007 04:29 PM




SEO by vBSEO 3.3.2 ©2009, Crawlability, Inc.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46