Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > output TY = = -1.#INF ???

Reply
Thread Tools

output TY = = -1.#INF ???

 
 
wales_1986 wales_1986 is offline
Junior Member
Join Date: Nov 2008
Posts: 5
 
      11-11-2008
Hi Guyz


i have a filter as below:

-------------------------------------------------------------
--Filter
-------------------------------------------------------------
library IEEE;
use IEEE.Std_logic_1164.all;
use IEEE.Std_logic_unsigned.all;
use IEEE.numeric_std.all;
use IEEE.Std_logic_arith.all;

entity filter is
port ( x : in real;
CLK : in natural;
y : out real);
end filter;

architecture behavioural of filter is

type Value_Table is array (Natural range 1 to 10) of real;
signal Value : Value_Table;

begin


process(x, CLK)
begin

if CLK = 1 then Value(1) <= x; y <= Value(1);
elsif CLK = 2 then Value(2) <= x; y <= Value(2) + (0.6*Value(1));
elsif CLK = 3 then Value(3) <= x; y <= Value(3) + (0.6*Value(2)) + (-0.16*Value(1));
elsif CLK = 4 then Value(4) <= x; y <= Value(4) + (0.6*Value(3)) + (-0.16*Value(2));
elsif CLK = 5 then Value(5) <= x; y <= Value(5) + (0.6*Value(4)) + (-0.16*Value(3));
elsif CLK = 6 then Value(6) <= x; y <= Value(6) + (0.6*Value(5)) + (-0.16*Value(4));
elsif CLK = 7 then Value(7) <= x; y <= Value(7) + (0.6*Value(6)) + (-0.16*Value(5));
elsif CLK = 8 then Value( <= x; y <= Value( + (0.6*Value(7)) + (-0.16*Value(6));
elsif CLK = 9 then Value(9) <= x; y <= Value(9) + (0.6*Value() + (-0.16*Value(7));
elsif CLK = 10 then Value(10) <= x; y <= Value(10) + (0.6*Value(9)) + (-0.16*Value();
end if;

end process;
end behavioural;

-------------------------------------------------------------
--Testbench
-------------------------------------------------------------

library IEEE;
use IEEE.Std_logic_1164.all;
use IEEE.Std_logic_unsigned.all;
use IEEE.numeric_std.all;
use IEEE.Std_logic_arith.all;

entity filter_add is
port (TY: out real);
End filter_add;

architecture behavioural of filter_add is
component filter is
port ( x : in real;
CLK : in natural;
y : out real);
end component;

signal TX : real;
signal CLK : natural;

type Table is array (Natural range 1 to 10) of real;
constant Lookup: Table :=
(0.12, 0.50, 0.80, 0.6, -0.16, 0.0, -0.11, -0.56, -0.68, -0.24);

BEGIN

u1: component filter
port map (x=>TX, CLK=>CLK, y=>TY);

process
begin

for i in 1 to 10 loop

CLK <= i;
TX <= Lookup(i);
wait for 10 ns;

end loop;
end process;
end behavioural;


Using the above testbench my output TY = = -1.#INF in the waveforms. What am I doing wrong?
-----------------------------------------------------------------------
Thanks..........
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Strange problem - page output contains output from another request Paul ASP .Net 1 04-10-2007 03:41 PM
parse output screen ok but cant get desired output new file! chuck amadi Python 1 06-23-2004 02:16 PM
Sony Precision Cinema Progressive Output vs Component 480p Output Otto Pylot DVD Video 1 04-18-2004 09:49 PM
Is Fuji S3000 3.2m/pixel output, or 6 m/pixel interpolated output? Peter H Digital Photography 43 12-04-2003 02:35 PM
Output / Debug window output bug? John Bentley ASP .Net 0 09-10-2003 07:38 AM



Advertisments