Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > ncshell for creating vhdl packages from verilo

Thread Tools

ncshell for creating vhdl packages from verilo

Andy Luotto
Posts: n/a
i have compiled a verilog I/O library IO1, IO2 etc
is there a way to create a *single* VHDL package starting from a bunch
of modules compiled in the same library using ncshell?
some like
package io_pkg is

component IO1 ();
component IO2 ();
end package;
Reply With Quote
Andy Luotto
Posts: n/a
to complete my question ... the command ncshell -import verilog -into
vhdl ${LibName}.${ModName} -noesc -package ${ModName}_pkg
create a single package file for each module found in the library so I
need postprocessing to combine the componet declarations in a single
I am looking for an ncshell option which does this

thanks in advance

Reply With Quote

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
VHDL Packages, Coding Styles for Arithmetic Operations and VHDL-200xAdditions Amal VHDL 1 03-04-2010 04:09 AM
Python Packages : A loomingproblem? packages might no longer work? (well not on your platform or python version anyway) David Lyon Python 19 04-23-2009 11:10 PM
VHDL-2002 vs VHDL-93 vs VHDL-87? afd VHDL 1 03-23-2007 09:33 AM
Do the javax.imageio packages replace packages in com.sun.image? Paul Smith Java 0 11-18-2003 02:58 PM