Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Interesting EDK error !!!

Reply
Thread Tools

Interesting EDK error !!!

 
 
knight
Guest
Posts: n/a
 
      10-22-2008


Hi im using EDK 9.1i for a microblaze project

when i give Generate libraries and BSps in SDK im getting this error


Running post_generate for OS'es, Drivers and Libraries ...

ERROR:MDT - standalone () - child process exited abnormally
while executing
"exec bash -c "$archiver -d ../../lib/libxil.a
_interrupt_handler.o""
(procedure "::sw_standalone_v1_00_a:ost_generate" line 14)
invoked from within
"::sw_standalone_v1_00_a:ost_generate 38539448"
ERROR:MDT - Error while running "post_generate" for processor
microblaze_0...


make: *** [microblaze_0/lib/libxil.a] Error 2

Done!


Can any1 tell me what this is..........??????

It also pops up a message like this..


"The procedure entry point_argz_count could not be located in dynamic
link library cygwin1.dll"

I had an earlier cygwin version installed, but i copied everything
from EDK cygwin to my cygwin home directory now...

 
Reply With Quote
 
 
 
 
Alain
Guest
Posts: n/a
 
      10-23-2008

Hello 'knightrider',

Here we talk about VHDL not about Xilinx EDK. As you have already
posted this message in Xilinx Forum, you can try 'comp.arch.embedded'
news group instead of VHDL news group.

Best regards.
 
Reply With Quote
 
 
 
 
knight
Guest
Posts: n/a
 
      10-23-2008
On Oct 23, 11:01 am, Alain <(E-Mail Removed)> wrote:
> Hello 'knightrider',
>
> Here we talk about VHDL not about Xilinx EDK. As you have already
> posted this message in Xilinx Forum, you can try 'comp.arch.embedded'
> news group instead of VHDL news group.
>
> Best regards.


well thank you
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
VHDL and EDK: Custom IP core containing an array as a port using EDK allsey_1987 Hardware 0 10-27-2009 02:26 PM
Re: Prob. with EDK 3.2 guru10 VHDL 0 08-09-2005 09:32 PM
Xilinx edk/modelsim/ VHDL question MS VHDL 2 04-29-2004 07:34 PM
EDK Modelsim Behavioral Simulation Error hansman VHDL 3 01-30-2004 09:05 AM



Advertisments