Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Signal is not constrained

Reply
Thread Tools

Signal is not constrained

 
 
sasa sasa is offline
Junior Member
Join Date: Oct 2008
Posts: 3
 
      10-15-2008
Hi, I have the following problem when i writing my testbench. it poped up the following error when i run my testbench.

Signal operator is not constrained.

Anyone knows what the problem is?

Thanks.
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
"Port 'input' is not constrained" ModelSim error XYZ VHDL 3 05-09-2010 02:07 AM
Assignment to output signal from internal signal not istantaneous dibacco73 VHDL 1 02-12-2009 11:28 PM
"Target of signal assignment is not a signal" Nicolas Moreau VHDL 9 07-25-2007 04:21 PM
Array of constrained integers in port using generic g_edit_here_thorpe@ee.ryerson.ca VHDL 9 01-19-2005 03:04 PM
Port "arg" is not constrained? cltsaig VHDL 2 10-12-2004 10:38 AM



Advertisments