Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > FIR test ?

Reply
Thread Tools

FIR test ?

 
 
Bar Nash
Guest
Posts: n/a
 
      10-12-2008
Hi all

How a FIR model is tested after verification and synthesys ?

I mean how do we know that the FIR will have the expected frequency
response when put on silicon ?

Thanks
EC


 
Reply With Quote
 
 
 
 
KJ
Guest
Posts: n/a
 
      10-12-2008

"Bar Nash" <> wrote in message
news:gcsn28$qdb$...
> Hi all
>
> How a FIR model is tested after verification and synthesys ?
>


The same way that anything else is tested. Generate stimulus and compare
the actual output to predicted output.

> I mean how do we know that the FIR will have the expected frequency
> response when put on silicon ?
>


By generating stimulus over the entire expected input frequency range and,
as stated above, comparing the actual output to the predicted output.

Kevin Jennings


 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
FIR Filter Hari VHDL 3 01-30-2004 12:56 AM
programmable FIR and simulation PawelT VHDL 4 12-01-2003 02:56 PM
FIR coefficients jack kilby VHDL 1 11-28-2003 11:30 AM
test test test test test test test Computer Support 2 07-02-2003 06:02 PM
Please give some comments on my FIR Edison VHDL 2 06-30-2003 10:40 AM



Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57