how to set clock in xilinx test bench

shyams82

Junior Member

Join Date: Sep 2008

Posts: 1

09-24-2008

Hi
I want the waveforms to be clocked as in they should have cycles.. I dont know how to do it. I know there is a way of specifying it in the test bench itself. can someone please help..

thanks

Thread Tools
Show Printable Version Email this Page

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are Off Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Re: How include a large array?	Edward A. Falk	C Programming	1	04-04-2013 08:07 PM
VHDL Test Bench + Help	SneakerNet	VHDL	3	03-03-2010 09:00 AM
How do I read binary file data in a test bench?	Pete Fraser	VHDL	4	11-04-2004 02:51 AM
Xilinx test bench and user group	Joseph A. Zammit	VHDL	3	04-21-2004 06:14 PM
test test test test test test test		Computer Support	2	07-02-2003 06:02 PM