|
|
|
|
09-22-2008, 02:23 AM
|
#1 |
synopsys DC synthesis errors
hi,
i'm currently trying to synthesize a design in Synopsys DC. the RTL codes have been verified using NCLaunch, and we're sure they are working properly. We tried simulating (using NCLaunch) after synthesis and the synthesized design seems to be outputting wrong data after a set number of clock cycles. We're sure we haven't missed any blocks in the .tcl file, and we're not getting any errors while synthesizing. Can someone give us an idea on what we can do to solve this problem? -chinski chinski |
|
|
|
 |
| Thread Tools | Search this Thread |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| Dazzle Box... | swt458 | Hardware | 2 | 01-15-2008 06:06 AM |
| CRC Errors | palepups | Hardware | 0 | 03-10-2007 06:34 AM |
| Cannot erase DVD-RW | Terry Pinnell | DVD Video | 54 | 10-09-2005 10:14 PM |
| JVC Camcorder Errors "REMOVE AND REATTACH BATTERY" or "UNIT IN SAFEGUARD MODE" or E04 | Juan Carrera | DVD Video | 0 | 06-22-2004 05:34 AM |
| vob file crc errors when transferring to pc | Jark | DVD Video | 0 | 04-03-2004 06:16 PM |
