when sampled signal falling or rising edge

I have a very simple question? With a simple example:
Inside same fpga. Inside one process I generate a signal wide one period on rising edge.
If I want test this signal inside another process on same clock. I must do that on falling or rising edge?

Excuse for this biginner question־

picnanard