Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - Re: Quartus II infered latches

 
Thread Tools Search this Thread
Old 08-12-2008, 04:08 PM   #1
Default Re: Quartus II infered latches


On Aug 12, 7:49 am, jacko <jackokr...@gmail.com> wrote:
> On 11 Aug, 18:16, Mike Treseler <mtrese...@gmail.com> wrote:
>
> I'm not complaining about the packing, it does a fine job. With
> further testing and wrapping the carry in CARRY primitives, it has
> proved that 29 of 32 CARRY_SUM primitives were ignored, and the size
> went up about 20LEs and the speed dropped to 13MHz. Wierd!
>
> The chain is definatly detected. I was just wondering why there is
> less inputs allowed on a chained LE. A replacement of input or output
> by fast chain signal is understandable, but I don't get the 3 input
> limit (one of them being a chain itself).


The Altera devices I have used (ACEX 1K) are limited to 3 inputs when
used in adders because they split the LUT into one 3-LUT for the sum
and another 3-LUT for the carry. This could either be because they
want to save some of the area used by the carry chain, or because the
carry chain is patented. I expect it is the latter.

Rick


rickman
  Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
How To Instantiate In Quartus 2 vijaychanderreddyp Software 0 11-10-2006 06:50 AM




SEO by vBSEO 3.3.2 ©2009, Crawlability, Inc.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46