Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Frequency divider with clk en.

Thread Tools

Frequency divider with clk en.

chema15 chema15 is offline
Junior Member
Join Date: Jul 2008
Posts: 2
want to make a frequency divider (50 Mhz to any value, 560khz ), I am working with a counter like a freq. divider but there is a warning in Quartus II:

Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew

I read that using a CLK EN is the best way to make a freq. divider, but a I don't know nothing about it, DO YOU HAVE INFORMATION OR EXAMPLES ABOUT? HELP ME PLEASE
Reply With Quote
jeppe jeppe is offline
Senior Member
Join Date: Mar 2008
Location: Denmark
Posts: 348
Hopefully will this appear useful:
your welcomeš

PHP Code:
entity Freqency_divider is
(     Clkin in  STD_LOGIC;
Clkout inout  STD_LOGIC := '0');
end Freqency_divider;

How to avoid clockskew in logic designs
architecture Behavioral of Freqency_divider is
    signal Enable
(Clkin)-- All processes should use the same clock
        variable Scale_counter
integer range 0 to 2000000;
if rising_edge(Clkinthen
if Scale_counter 1500000 then -- Random value
:= Scale_counter+1;
Enable <= '0';
Scale_counter := 0;
Enable <= '1';        -- Must only be '1' for one clkin cycle
end if;
end process;
process(Clkin)        -- All processes should use the same clock
if rising_edgeClkinthen
if Enable='1' then            -- heres the "trick"
Clkout <= not Clkout;    -- Do something
end if;
end process;

end Behavioral
Reply With Quote

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
VHDL-problem with symmetrical frequency divider by 3 Winfried Salomon VHDL 12 08-29-2007 02:50 PM
with clk'event, must we use clk='1' or clk='0' ? VHDL 18 08-09-2007 10:42 PM
MCU clock divider vs. VHDL divider Matt Clement VHDL 3 04-28-2006 01:24 PM
Frequency divider Patrick VHDL 6 05-21-2004 05:32 AM
clk divider Schmigz VHDL 7 04-15-2004 08:23 AM