Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - Disconnect instantiation during Simulation

 
Thread Tools Search this Thread
Old 08-04-2008, 01:36 PM   #1
Default Disconnect instantiation during Simulation


Dear All,

In my test bench, I have written my test cases as packages, Some of my
test cases requires three instantiation of DUT, some test cases
requires only one DUT and some requires two.

Since am using three RTLs Simulation taking more time.

I am not able to vary the n.o. of instantiation by using "generate",
because after the instantiation only test cases are called.

Is there any way to disconnect the Instantion during simulation?

Thanks in advance.

Best Regards,
Shanmugavel D


Shanmugavel D
  Reply With Quote
Old 08-04-2008, 02:35 PM   #2
Andy
 
Posts: n/a
Default Re: Disconnect instantiation during Simulation
On Aug 4, 7:36 am, Shanmugavel D <dshanmuga...@gmail.com> wrote:
> Dear All,
>
> In my test bench, I have written my test cases as packages, Some of my
> test cases requires three instantiation of DUT, some test cases
> requires only one DUT and some requires two.
>
> Since am using three RTLs Simulation taking more time.
>
> I am not able to vary the n.o. of instantiation by using "generate",
> because after the instantiation only test cases are called.
>
> Is there any way to disconnect the Instantion during simulation?
>
> Thanks in advance.
>
> Best Regards,
> Shanmugavel D


The test bench that calls the test cases should be able to set the
value of a constant that can drive a generate statement to instantiate
the correct number of DUTs. Otherwise, top level generics can be set
by command line options on most tools. Such a generic could be passed
down to the appropriate level to drive a generate statement that
instantiates the correct number of DUTs.

Andy


Andy
  Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Simulation question Issue Rahul MCITP 9 06-30-2008 09:53 PM
Simulation in 70-444 CorreiaLC MCITP 0 10-11-2007 07:18 PM
Post-Route Simulation does not give output for the first clock cycle Options velocityreviews Software 0 04-17-2007 05:47 PM
simulation Tom MCITP 0 04-05-2007 01:40 AM
Wanna site names that provide simulation tests for A+ raisasheikh@lycos.com A+ Certification 0 09-06-2005 07:50 PM




SEO by vBSEO 3.3.2 ©2009, Crawlability, Inc.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46