Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > How to understand this code in a package definition

Reply
Thread Tools

How to understand this code in a package definition

 
 
fl
Guest
Posts: n/a
 
      07-31-2008
Hi,
How to understand the part:
----------------
constant simulating : boolean := false
-- synopsys translate_off
or true
-- synopsys translate_on
;

---------------
This is part of the code generated by System Generator 10.1i. It can
compile through by Modelsim. I am curious about "or true" line. It is
like broken code, but it works. Could you explain its meaning to me?
Thanks in advance.








library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
package conv_pkg is
constant simulating : boolean := false
-- synopsys translate_off
or true
-- synopsys translate_on
;
constant xlUnsigned : integer := 1;
constant xlSigned : integer := 2;
....
....
end conv_pkg;
 
Reply With Quote
 
 
 
 
Mike Treseler
Guest
Posts: n/a
 
      07-31-2008
fl wrote:


> This is part of the code generated by System Generator 10.1i. It can
> compile through by Modelsim. I am curious about "or true" line. It is
> like broken code, but it works. Could you explain its meaning to me?
> Thanks in advance.




-- modelsim sees:
constant simulating : boolean := false or true; -- = true

-- quartus/ise sees:
constant simulating : boolean := false; -- = false
 
Reply With Quote
 
 
 
 
Andy Peters
Guest
Posts: n/a
 
      07-31-2008
Mike Treseler wrote:
> fl wrote:
>
>
> > This is part of the code generated by System Generator 10.1i. It can
> > compile through by Modelsim. I am curious about "or true" line. It is
> > like broken code, but it works. Could you explain its meaning to me?
> > Thanks in advance.

>
> -- modelsim sees:
> constant simulating : boolean := false or true; -- = true
>
> -- quartus/ise sees:
> constant simulating : boolean := false; -- = false


Seems to me that ModelSim does the right thing. The expression on the
RHS is evaluated (and we should know that 1 or 0 is 1) at analysis
time and assigned to the constant.

ISE and Quartus appear to be wrong.

-a
 
Reply With Quote
 
KJ
Guest
Posts: n/a
 
      08-03-2008

"Brian Drummond" <(E-Mail Removed)> wrote in message
news:(E-Mail Removed)...
> On Thu, 31 Jul 2008 14:45:27 -0700 (PDT), Andy Peters <(E-Mail Removed)>
> wrote:
>
> This constant can be used to generate different behaviour in synthesis
> and simulation.
>
> Which is not usually a good idea; though there are occasionally good and
> safe uses for it. (For example, to greatly speed up a serial interface
> to reduce wasted simulation time,


I usually use simply it to surround...
- Code that writes to files during simulation for logging purposes during
debug.
- To add signals that are not intended to be synthesized which are of type
'real' to make working with designs that use the fixed point package easier
to debug.

In either case, I'm not creating different functional behaviour, just adding
additional debug capability.

KJ


 
Reply With Quote
 
Amal
Guest
Posts: n/a
 
      08-05-2008
One can use the following pragma to remove code that is only used for
simulation purposes and not translated to logic during synthesis:

-- pragma translate_off
...
-- pragma translate_on

I think you need to make sure the the pragma is placed correctly
around the "or TRUE" as follows:

constant SIMULATING : boolean := FALSE
-- pragma translate_off
or TRUE
-- pragma translate_on
;

During simulation the pargma is not seen and the constant becomes
TRUE. But synthesis would ignore "or TRUE" and the constant becomes
FALSE.

Basically, I think the purpose of this constant is to EXCLUDE code for
simulation, like the way you exclude code for synthesis using the
translate_off/translate_on pragmas. Example could be, debugging logic
that you do not want to be there in your simulation, but you want them
for synthesis. FPGA examples could be the XILINX ChipScope and ALTERA
SignalTap. I do not want or care about these to be in my simulation,
but I need them for debugging in the lab.

g_SYNTHESIS_ONLY: if ( not SIMULATING ) generate
-- Put debugging code that does not show up in simulation
i_chipscope_icon icon port map ( ... );
i_chipscope_ila ila port map ( ... );
end generate g_SYNTHESIS_ONLY;

Cheers,
-- Amal
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Re: How include a large array? Edward A. Falk C Programming 1 04-04-2013 08:07 PM
program order: hard to understand definition pvbemmel-at-xs4all-nl Java 10 11-30-2010 04:08 PM
Read all of this to understand how it works. then check around on otherRead all of this to understand how it works. then check around on other thelisa martin Computer Support 2 08-18-2005 06:40 AM
can a class definition inside another class's definition Jianli Shen C++ 1 03-13-2005 06:02 PM
help?: incomplete definition with complete definition in scope Ark C Programming 1 08-07-2004 04:21 PM



Advertisments