Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > How would you model ppm offset while generating a clock in the testbench ??

Reply
Thread Tools

How would you model ppm offset while generating a clock in the testbench ??

 
 
ankitiec ankitiec is offline
Junior Member
Join Date: Jul 2008
Posts: 1
 
      07-29-2008
How would you model ppm offset while generating a clock in the testbench ??
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Re: How include a large array? Edward A. Falk C Programming 1 04-04-2013 08:07 PM
Generating a 78MHz clock from a 100MHz base clock (VHDL) pierpaolo.bagnasco@gmail.com VHDL 5 01-07-2013 05:31 PM
Generating a 78MHz clock from a 100MHz base clock HyperText VHDL 0 11-10-2012 06:44 PM
ppm: ppm install Spreadsheet::ParseExcel Marko Faldix Perl Misc 3 01-27-2004 05:47 AM
Translated Offset to Source Offset Lance Riedel XML 2 10-15-2003 03:04 PM



Advertisments