Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > problem about quartusII warning

Thread Tools

problem about quartusII warning

b82422 b82422 is offline
Junior Member
Join Date: Jul 2008
Posts: 1
Hi all:
I'm trying to implement a simple counter in to stratixII(EP2S60F672C5ES)device,when compling it shows"Warning: Found pins functioning as undefined clocks and/or memory enables. " ,and I defined the pin through timing analysis=>>clock setting, set the fmax=50Mhz(the oscillator freq)the warning has gone but when I download it to FPGA it's still not working,(The board is proved to be working fine),some problem with my code or something else ?

code for counter
library ieee;

entity Counter is
Clock: in std_logic;
Reset: in std_logic;
Output: out std_logic_vector(0 to 3));
end Counter;

architecture Behavioral of Counter is
signal temp: std_logic_vector(0 to 3);
if Reset='1' then
temp <= "0000";
elsif(Clock'event and Clock='1') then

if temp="1001" then
temp <= temp + 1;
Output <= temp;
end if;

end if;

end process;

end Behavioral;

I assigned the clock to system clock pin_p23 ,reset to a switch,and output to four LED,the led supposed to be flickering ,anything wrong with it?

btw,what's the *.pof file used for?
Reply With Quote

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
How to perform a timing simulation in Modelsim with QuartusII output file ? ALuPin VHDL 13 11-27-2008 05:05 PM
Internal CPLD Pull Up resistor control (QUARTUSII Software). ferrari VHDL 0 06-29-2008 07:31 AM
General question on the simulation of VHDL-code with Alteras QuartusII Markus Jochim VHDL 4 06-08-2007 04:51 PM
Archiving Project in QuartusII ALuPin VHDL 1 10-08-2004 01:44 AM
Barrel shifter compilation in QuartusII ALuPin VHDL 0 02-20-2004 01:40 PM