Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > what design changes are required for speed improvement

Thread Tools

what design changes are required for speed improvement

kiranec2004 kiranec2004 is offline
Junior Member
Join Date: Jul 2008
Posts: 1
Hi all,

I have a desing long back done and now i want it to work for one half more the frequency what it was working before so what i have to do??

The coding is done in VHDL and if i select a different FPGA is it ok or any design changes i have to make.

Thanks in advance
Reply With Quote
jeppe jeppe is offline
Senior Member
Join Date: Mar 2008
Location: Denmark
Posts: 348
Well - it depends mostly on which tools / ISE your using for the design.

1) You could try to optimize your design by making smart VHDL kode but in the end will the result depend at the synthesize tool

2) Check the settings of your ISE - choose optimize for speed.

3) Set up user-constrains for the timing
(this could be hard to do and give you a loooong excecution time as well)

your welcome
Reply With Quote

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Tips required for continous improvement piyu Java 1 12-12-2008 02:24 PM
Speed improvement XPD NZ Computing 1 05-19-2007 06:27 AM
policy based design (needs improvement?) aaragon C++ 0 09-19-2006 05:08 PM
Collections Improvement Disillusioned_01 MCSD 1 06-08-2004 03:29 PM
speed speed speed a.metselaar Computer Support 14 12-30-2003 03:34 AM