Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > if condition in process without sensitivity list

Reply
Thread Tools

if condition in process without sensitivity list

 
 
ALuPin@web.de
Guest
Posts: n/a
 
      07-03-2008
Hi,

I have the following process without sensitivity list:

p_trigger: process
begin
for i in 0 to 10 loop

wait until ls_trigger='1';

if ls_falling_edge_enable='1' then
wait until ls_trigger='0';
end if;

end loop;
wait;
end process p_trigger;

Will the if branch be entered if "ls_falling_edge_enable" becomes
'1' ?
Thank you for your opinion.

Rgds
Andre
 
Reply With Quote
 
 
 
 
KJ
Guest
Posts: n/a
 
      07-03-2008

<(E-Mail Removed)> wrote in message
news:(E-Mail Removed)...
> Hi,
>
> I have the following process without sensitivity list:
>
> p_trigger: process
> begin
> for i in 0 to 10 loop
>
> wait until ls_trigger='1';
>
> if ls_falling_edge_enable='1' then
> wait until ls_trigger='0';
> end if;
>
> end loop;
> wait;
> end process p_trigger;
>
> Will the if branch be entered if "ls_falling_edge_enable" becomes
> '1' ?
> Thank you for your opinion.
>


Only if 'ls_falling_edge_enable' happens to be '1' at the time when
ls_trigger *changes* to a '1'. If it is not then the if condition is false
the loop goes back around and waits until ls_trigger changes to a '1' again.

KJ


 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Do constants need to be in anon-clk'd process's sensitivity list if they are i/ps neilmac VHDL 2 02-07-2008 02:43 PM
std_logic_vector signals in sensitivity list process Steven Kauffmann VHDL 21 01-09-2008 02:01 PM
The following signals are missing in the process sensitivity list antonio bergnoli VHDL 5 12-18-2005 08:16 PM
custom types in process sensitivity list Roger Dahl VHDL 10 10-03-2003 09:03 PM
Are all the signals read in the process should appear in the sensitivity list of the process? walala VHDL 3 09-09-2003 07:47 AM



Advertisments