Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - How Initialize 2 block ram with xilinx project navigator

 
Thread Tools Search this Thread
Old 06-16-2008, 12:41 PM   #1
Default How Initialize 2 block ram with xilinx project navigator


Hello, I need to initialize 2 similar Block Rams (ramb4_s16_s16) with different values, I'm using project navigator ISE 6.1 I have tried to initialize then with different values but when I compile and run my VHDL program in my FPGA the first one has also the same values as the second one in spite of being initialized with different values.

I would be very grateful if someone can help me to initialize the two Block Rams with different values, or if someone can say me what could be my problem.

Thanks a Lot.


oskarathletic
oskarathletic is offline   Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Error: Physical sythesis tool PALAC is not supported by Formal Verification tool Conf bbiandov Software 0 12-22-2008 05:25 AM
New Project Management Certifications Rob MCITP 3 10-10-2007 05:36 PM
ASP.Net Project Structure Question koraykazgan Software 0 08-10-2007 08:23 AM
StudentFilmmakers.com Hosts Second Annual PROJECT: FAIR Anti-Piracy PSA Contest and Online Showcase For VSDA Walter Traprock DVD Video 2 02-06-2006 01:49 AM




SEO by vBSEO 3.3.2 ©2009, Crawlability, Inc.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46