Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > ASIC and FPGA : inferring multiplier

Reply
Thread Tools

ASIC and FPGA : inferring multiplier

 
 
Pasacco
Guest
Posts: n/a
 
      06-03-2008
I hope this general discussion is scope of this group.

In my experience, when we describe in VHDL:

c = a * b;

In FPGA design flow, multiplier is automatically "inferred",

while (after synthesis) we can know "what multiplier (for example,
booth multiplier)" and "how many multipliers" are instantiated.

As ASIC novice, today I tried ASIC flow (using Synopsys design
compiler).

After synthesis, netlist SEEMS to be correctly generated.

while I have no idea "what multiplier" and "how many multipliers" are
correctly inferred.

My question is that

1) In typical ASIC flow, should I build the multiplier module MYSELF?

2) How can we know "what multiplier" and "how good the inferred
multiplier" are ?
 
Reply With Quote
 
 
 
 
HT-Lab
Guest
Posts: n/a
 
      06-03-2008

"Pasacco" <(E-Mail Removed)> wrote in message
news:(E-Mail Removed)...
>I hope this general discussion is scope of this group.
>
> In my experience, when we describe in VHDL:
>
> c = a * b;
>
> In FPGA design flow, multiplier is automatically "inferred",
>
> while (after synthesis) we can know "what multiplier (for example,
> booth multiplier)" and "how many multipliers" are instantiated.
>
> As ASIC novice, today I tried ASIC flow (using Synopsys design
> compiler).
>
> After synthesis, netlist SEEMS to be correctly generated.
>
> while I have no idea "what multiplier" and "how many multipliers" are
> correctly inferred.
>
> My question is that
>
> 1) In typical ASIC flow, should I build the multiplier module MYSELF?


You can build it yourself or instantiate one from the Synopsys Designware
library.

>
> 2) How can we know "what multiplier" and "how good the inferred
> multiplier" are ?


Without specifying one I suspect that your multiplier is a black box, speak
to your Synopsys FAE,

Hans
www.ht-lab.com


 
Reply With Quote
 
 
 
 
jeppe jeppe is offline
Senior Member
Join Date: Mar 2008
Location: Denmark
Posts: 348
 
      06-03-2008
1) In typical ASIC flow, should I build the multiplier module MYSELF?

2) How can we know "what multiplier" and "how good the inferred
multiplier" are ?


Hi

1)
A interfered multiplier will always depend on the type of FPGA your using - XiLinx Spartan 3 would give you 18x18bit=36bit multipliers.
No your dont have to but if can you get some hints here:
http://www.jjmk.dk/MMMI/Lessons/06_A...iers/Index.htm

2)
By setting up userconstrains should it be possible to "select" any of the internal multipliers - but it will normally be better if you let the tools do the selection.

Jeppe
 
Reply With Quote
 
Kim Enkovaara
Guest
Posts: n/a
 
      06-04-2008
Pasacco wrote:

> As ASIC novice, today I tried ASIC flow (using Synopsys design
> compiler).
>
> After synthesis, netlist SEEMS to be correctly generated.
>
> while I have no idea "what multiplier" and "how many multipliers" are
> correctly inferred.


The selections that DC made are in the synthesis logs.


> My question is that
>
> 1) In typical ASIC flow, should I build the multiplier module MYSELF?


Usually not, unless you really know what you are doing. The synthesizer
will build a good multiplier if you have the needed licenses.

> 2) How can we know "what multiplier" and "how good the inferred
> multiplier" are ?


What you need is Designware library on top of DC. DC alone can't do good
arithmetic blocks without DW. When DW is enabled in the flow your
synthesis constraints help DC to choose correct multiplier or
you can also force what multiplier architecture is used (see
the manuals).

--Kim
 
Reply With Quote
 
Pasacco
Guest
Posts: n/a
 
      06-05-2008
In the log file,

Processing 'TOP_DW01_add_0'
Processing 'TOP_DW01_add_1'
Processing 'TOP_DW02_mult_0'
Processing 'TOP_DW01_add_2'
Processing 'TOP_DW01_sub_0'
Processing 'TOP_DW02_mult_1'

Some adders and multipliers are inferred.
The design is 120 MHz in FPGA and 450MHz in ASIC.
So, it seems the flow is okay. thank you very much for reply.
 
Reply With Quote
 
Kim Enkovaara
Guest
Posts: n/a
 
      06-06-2008
Pasacco wrote:
> In the log file,
>
>..
> Processing 'TOP_DW02_mult_0'
>...
> Some adders and multipliers are inferred.
> The design is 120 MHz in FPGA and 450MHz in ASIC.
> So, it seems the flow is okay. thank you very much for reply.


You should also see somewhere what multiplier architecture was
really selected. If DC+DW are recent versions it should be
either csa (Cassy-Save array) that does not need DW license
or pparch (Delay-optimized Booth Wallace) which needs DW
license.

You need something like this for DW in the synthesis scripts

set synthetic_library[list dw_foundation.sldb]
set link_library [concat $target_library $synthetic_library]
set search_path [concat $search_path[list \
[format “%s%s” $synopsys_root “/dw/sim_ver”]]]
set synlib_wait_for_design_license[list “DesignWare”]

and to force faster multiplier (if the constraints are not
finished) something like this.

set_implementation pparch[list my_multiplier]


There are also many different adder architectures available
(rpl,cla,pparch,clf,bk,csm,rpcs at least). So the frequency
you achieved could be much higer with some synthesis script
changes.

--Kim
 
Reply With Quote
 
Pasacco
Guest
Posts: n/a
 
      06-06-2008
Hello Kim, I have problem to use components in the design ware.
Let me ask one question

I wish to use the "DW_sqrt_pipe" component (square root).

In my VHDL, I simply instantiated the component:
--------------------------------------
.....
U1 : DW_sqrt_pipe
generic map (width => 32,
tc_mode => 0,
num_stages => 2,
stall_mode => 1,
rst_mode => 1 )
port map (clk => clock,
rst_n => reset,
en => en,
a => a1,
root => root1 );
--------------------------------------

The synthesis log contains warning:
--------------------------------------
Warning: Can't find the design 'DW_sqrt_pipe'
in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'DW_sqrt_pipe' in 'TOP'. (LINK-5)
--------------------------------------

It seems that the library "DW_sqrt_pipe" is not compiled into WORK.

My script is following:
--------------------------------------
set synthetic_library /cad/synopsys/libraries/syn/dw_foundation.sldb
set target_library /opt/data/Syn_libs/tcbn90gthptc.db
set link_library /opt/data/Syn_libs/tcbn90gthptc.db
analyze -format vhdl {SQ.vhd}
elaborate TOP
......
--------------------------------------

I can not modify .dc_synopsys.setup file and .cshrc file.
Could you please guide me what needs to be modified in the script?
Thnak you in advance.
 
Reply With Quote
 
Kim Enkovaara
Guest
Posts: n/a
 
      06-09-2008
Pasacco wrote:

> Could you please guide me what needs to be modified in the script?
> Thnak you in advance.


You could copy settings that were in my last mail, that example was from
DW documentation. I think you need dw also in the link library setting.
It has been a while since I used DC, one option would be also to use
the DC reference flow scripts that can be downloaded from the solvnet.
It has all the bells and whistles in place for different DC versions.

--Kim
 
Reply With Quote
 
Pasacco
Guest
Posts: n/a
 
      06-09-2008
hi Kim. i will investigate. thank you for reply.

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
ChipHit: ASIC, FPGA, EDA Search Engine ted VHDL 1 08-17-2007 02:55 AM
32/16 divider, ASIC(Designware) Vs Xilinx FPGA(Coregen) john.deepu@gmail.com VHDL 4 06-06-2005 03:55 PM
ASIC to FPGA?? Neo VHDL 0 02-01-2005 05:14 AM
FPGA/ASIC design comparaison Oleg VHDL 1 07-06-2004 05:07 PM
ASIC RTL and FPGA RTL Anand P Paralkar VHDL 1 04-26-2004 01:09 PM



Advertisments