Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > test bench

Reply
Thread Tools

test bench

 
 
predador predador is offline
Junior Member
Join Date: May 2008
Posts: 1
 
      05-24-2008
i need to write an test bench for this waveforms


for now i hav writed this:
Quote:
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY circuitoX IS
PORT(A,B,C: IN BIT; Y:OUT BIT);
END circuitoX;

ARCHITECTURE testbench_arch OF circuitoX IS
SIGNAL A,B,C,Y : BIT;
BEGIN
A<='1'; -- dont now how to define it (looks like an clock)
B<='0','1' AFTER 20 ns,'0' AFTER 60 ns;
C<='0','1' AFTER 40 ns,'0' AFTER 80 ns;
Y<=???? AFTER ?? ns; --i have no idea of what will be the out
END testbench_arch;
can somebody give me tips concerning this code
I am with problems for the A entrance that seems to be one clock and for the exit Y which i have no idea what will be

perhaps it can use this for the A
Quote:
case A is
when '0' => A <= '1' AFTER 10 ns
when '1' => A <= '0' AFTER 10 ns
end case;
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
VHDL Test Bench + Help SneakerNet VHDL 3 03-03-2010 09:00 AM
NEWBIE TEST BENCH HELP? Massimiliano Bertei VHDL 4 01-20-2005 01:07 PM
How do I read binary file data in a test bench? Pete Fraser VHDL 4 11-04-2004 02:51 AM
Xilinx test bench and user group Joseph A. Zammit VHDL 3 04-21-2004 06:14 PM
test test test test test test test Computer Support 2 07-02-2003 06:02 PM



Advertisments