Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Getting started with VHDL and Verilog

Reply
Thread Tools

Getting started with VHDL and Verilog

 
 
jraj.thakkar@gmail.com
Guest
Posts: n/a
 
      05-06-2008
Hi all,

My background is in Software Engineering C,C++,Java and Unix. I am
getting started with VHDL and Verilog. What is the good way/books/
websites/training to get started? I have B.S. and M.S. in Computer
Engineering. Also, what is the learning curve in VHDL and Verilog?

Please let me know.

Thanks
Jay
 
Reply With Quote
 
 
 
 
Tricky
Guest
Posts: n/a
 
      05-07-2008
On May 6, 7:07 pm, jraj.thak...@gmail.com wrote:
> Hi all,
>
> My background is in Software Engineering C,C++,Java and Unix. I am
> getting started with VHDL and Verilog. What is the good way/books/
> websites/training to get started? I have B.S. and M.S. in Computer
> Engineering. Also, what is the learning curve in VHDL and Verilog?
>
> Please let me know.
>
> Thanks
> Jay


First thing to do is to get fully immersed in digital electronics.
Trying to write VHDL or verilog from a software approach will only
lead to failure. These are not programming language, they are
description languages. There is some cross-over, but for synthesizable
code you cannot write like a programmer.

Theres a nice web-page with all the basic gates, register types and
much more explained and demostrated (via a great JAVA interface) at
http://tams-www.informatik.uni-hambu...e/chapter.html
 
Reply With Quote
 
 
 
 
Mike Treseler
Guest
Posts: n/a
 
      05-07-2008
Tricky wrote:

> ... for synthesizable
> code you cannot write like a programmer.


I can write a synthesis *process* like a programmer,
http://mysite.verizon.net/miketreseler/stack.vhd
but I can't wire them together like a programmer.

> Theres a nice web-page with all the basic gates, register types and
> much more explained and demostrated (via a great JAVA interface) at
> http://tams-www.informatik.uni-hambu...e/chapter.html


Nice digital demo. Thanks.

-- Mike Treseler
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
VHDL-2002 vs VHDL-93 vs VHDL-87? afd VHDL 1 03-23-2007 09:33 AM
if a variable is started inside a closure, can it ever be redeclared and started over, outside of the original function? Jake Barnes Javascript 2 02-15-2006 03:32 AM
Books, books, books: best reference texts for Verilog and VHDL HDL Book Seller VHDL 0 12-01-2004 02:26 AM
interfacing verilog and vhdl cka VHDL 2 09-11-2004 12:48 AM
diffrence between wire (in verilog) and signal (in vhdl) mohammed rafi VHDL 1 05-06-2004 04:21 PM



Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57