Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Array initialisation in vhdl

Reply
Thread Tools

Array initialisation in vhdl

 
 
san3885 san3885 is offline
Junior Member
Join Date: Apr 2008
Posts: 1
 
      04-27-2008
Hi friends....

i wanted to know whether we can initialise a vhdl array type variable or signal as shown below...
===================================
.....
type example is array ( 1 to 10, 1 to 10 ) of any type
signal test: example;
....
....
for i is 1 to 10 loop
for j is 1 to 10 loop
test(i,j) <= "same 'array type' element"
end loop
end loop

====================================

when i tried in ISE 8.2i i got an error as test(i) is invalid array index

since im a beginner in VHDL ...u guys plz throw some light on this concept
 

Last edited by san3885; 04-27-2008 at 08:35 AM..
Reply With Quote
 
 
 
 
jeppe jeppe is offline
Senior Member
Join Date: Mar 2008
Location: Denmark
Posts: 348
 
      04-27-2008
would i and j be variables of the type integer?
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Array of Array Initialisation Olaf P. C Programming 2 04-24-2007 02:10 PM
VHDL-2002 vs VHDL-93 vs VHDL-87? afd VHDL 1 03-23-2007 09:33 AM
Initialisation of reference vs. initialisation of reference member Tim Clacy C++ 8 05-30-2006 06:14 PM
Array initialisation Koster C Programming 4 09-08-2003 10:51 PM
Array initialisation Danny C++ 16 08-06-2003 08:02 AM



Advertisments