Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > importing the xilinx unisim files

Reply
Thread Tools

importing the xilinx unisim files

 
 
suresh
Guest
Posts: n/a
 
      04-10-2008
Hi...

For 9.2i version, I have followed the following order to import the
unisim files.
unisim_VCOMP.vhd
unisim_VPKG.vhd
unisim_VITAL.vhd
unisim_SMODEL.vhd

But I am getting the error at compilation.

When I followed the same order for 9.1i version, it was compiling
successfully. Please help me about this.

thanks & regards,
Babu Suresh Achanta
 
Reply With Quote
 
 
 
 
HT-Lab
Guest
Posts: n/a
 
      04-10-2008

"suresh" <> wrote in message
news:7d07ed43-db93-409d-a4f2-...
> Hi...
>
> For 9.2i version, I have followed the following order to import the
> unisim files.
> unisim_VCOMP.vhd
> unisim_VPKG.vhd
> unisim_VITAL.vhd
> unisim_SMODEL.vhd
>
> But I am getting the error at compilation.
>
> When I followed the same order for 9.1i version, it was compiling
> successfully. Please help me about this.
>
> thanks & regards,
> Babu Suresh Achanta


If this is for Modelsim why not use Xilinx' compxlib?

Example (from a command shell, there is also a GUI version):

compxlib -w -s mti_pe -arch all -lib all -l all -verbose -dir
c:\vendors\mti_libs

Hans
www.ht-lab.com


 
Reply With Quote
 
 
 
 
Duane Clark
Guest
Posts: n/a
 
      04-10-2008
suresh wrote:
> Hi...
>
> For 9.2i version, I have followed the following order to import the
> unisim files.
> unisim_VCOMP.vhd
> unisim_VPKG.vhd
> unisim_VITAL.vhd
> unisim_SMODEL.vhd
>
> But I am getting the error at compilation.


What error?

I normally compile the package file (unisim_VPKG.vhd) first.
 
Reply With Quote
 
suresh
Guest
Posts: n/a
 
      04-11-2008
On Apr 11, 3:20*am, Duane Clark <u...@domaininvalid.com> wrote:
> suresh wrote:
> > Hi...

>
> > For 9.2i version, I have followed the following order to import the
> > unisim files.
> > unisim_VCOMP.vhd
> > unisim_VPKG.vhd
> > unisim_VITAL.vhd
> > unisim_SMODEL.vhd

>
> > But I am getting the error at compilation.

>
> What error?
>
> I normally compile the package file (unisim_VPKG.vhd) first.


ERROR:

------
Bad configuration position found in unisim_VITAL.vhd file!
Line 181320 in your unisim_VITAL.vhd file.
------

thnak & regards,
Suresh
 
Reply With Quote
 
suresh
Guest
Posts: n/a
 
      04-11-2008
On Apr 11, 3:20*am, Duane Clark <u...@domaininvalid.com> wrote:
> suresh wrote:
> > Hi...

>
> > For 9.2i version, I have followed the following order to import the
> > unisim files.
> > unisim_VCOMP.vhd
> > unisim_VPKG.vhd
> > unisim_VITAL.vhd
> > unisim_SMODEL.vhd

>
> > But I am getting the error at compilation.

>
> What error?
>
> I normally compile the package file (unisim_VPKG.vhd) first.


ERROR message

Bad configuration position found in unisim_VITAL.vhd file!
Line 181320 in your unisim_VITAL.vhd file.
 
Reply With Quote
 
Duane Clark
Guest
Posts: n/a
 
      04-11-2008
suresh wrote:
>
> ERROR message
>
> Bad configuration position found in unisim_VITAL.vhd file!
> Line 181320 in your unisim_VITAL.vhd file.


What are you compiling this with, and what version of the program? What
component is being compiled? What are a few lines before and after line
181320 (I think I must have a different service pack, because I don't
see anything at that line number that I would expect to generate a
message like that)? I always compile by hand rather than use the
scripts, and am compiling with Riviera.
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Using Xilinx VHDL code with UNISIM on Altera toolset Nicholas Kinar VHDL 9 12-11-2011 01:53 AM
The corresponding Actel library of the Xilinx UNISIM bs.addr@googlemail.com VHDL 3 06-09-2006 06:47 AM
Q, howto setup 'unisim' for modelsim in linux Pasacco VHDL 0 06-08-2005 04:44 PM
What are UNISIM/XilinxCoreLib/SIMPRIM and for what they are? =?ISO-8859-1?B?pNGkVbLEpECyVg==?= VHDL 1 10-04-2003 01:27 PM
ModelSim and the Xilinix web pack unisim libraries Stephen Lohning VHDL 1 09-08-2003 03:59 PM



Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57