VHDL - simulating Xilinx cores

03-13-2008, 08:27 PM

I would like to simulate some modules in Verilog along with a FIFO
generated by ISE core. I would like to know if it is possible to
simuate teh Xilinx generated cores. If so, which tools do I need to
use for that? Is there a free Xilinx simulator I could use to sereve
the purpose? I was using Modelsim till date. I dont think Modelsim
would recognize the Xilinx cores.
Your comments would be appreciated.

FPGA

hilal · 03-13-2008, 10:50 PM

you could always download Xilinx ISE 9.2i Webpack which is a free version (don't contain all the models of their FPGA cores).

Then you can use the XST simulator built in ISE 9.2i, which should recognize the cores if you have the following packages:

library UNISIM;
use UNISIM.VComponents.all;

EDIT--- sorry I don't know how you would include these packages in Verilog, this is VHDL code.

hilal

Thread Tools	Search this Thread
Show Printable Version Email this Page	Search this Thread: Advanced Search

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
UCF file for virtex family...using Xilinx 10.1	dhoomketu	Hardware	0	05-23-2009 07:36 PM
Xilinx 7.1 and testbench error	boitsas	Software	0	01-15-2008 04:14 PM
Dazzle Box...	swt458	Hardware	2	01-15-2008 06:06 AM
xilinx Bram	lastval	Hardware	0	10-08-2007 10:22 PM
VHDL (Assigning pins in xilinx)	amanpervaiz	Hardware	3	12-02-2006 04:37 PM

03-13-2008, 08:27 PM	#1
	simulating Xilinx cores I would like to simulate some modules in Verilog along with a FIFO generated by ISE core. I would like to know if it is possible to simuate teh Xilinx generated cores. If so, which tools do I need to use for that? Is there a free Xilinx simulator I could use to sereve the purpose? I was using Modelsim till date. I dont think Modelsim would recognize the Xilinx cores. Your comments would be appreciated. FPGA

03-13-2008, 10:50 PM	#2
hilal Junior Member Join Date: Mar 2008 Posts: 5	you could always download Xilinx ISE 9.2i Webpack which is a free version (don't contain all the models of their FPGA cores). Then you can use the XST simulator built in ISE 9.2i, which should recognize the cores if you have the following packages: library UNISIM; use UNISIM.VComponents.all; EDIT--- sorry I don't know how you would include these packages in Verilog, this is VHDL code. hilal