Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > ModelSim PE (student ed.) vs. Xilinx ISE Simulator

Reply
Thread Tools

ModelSim PE (student ed.) vs. Xilinx ISE Simulator

 
 
Mihovil Frater
Guest
Posts: n/a
 
      03-04-2008
Hi!

I have a synchronous design for Xilinx Spartan-3E FPGA and I'm comparing
simulation results. For Behav. sim. everything is the same. For post-map
simulation on ModelSim I get expected results. Problem is with
post-place&route simulation.

I'm asking myself which tool should I use?
Is it 'enough' to 'trust' Xilinx ISE Simulator?

Tools are installed with newest versions available & I've chose products
which I get for free.

For post-place&route simulation on Xilinx ISE Simulator I get expected
results, the ones which I like. If I choose ModelSim PE, outputs have
undefined value most of the time, I mean 'XXXXX' signals.
But there is another cute stuff. My testbench lasts for 1400ns. Things
which I described happen on first 1400ns. If I run it for another 1400ns
(end on 2800ns), input signals repeat just as it starts from the beginning,
but now I get 'good' results. Then if I do it again, for another 1400 ns, I
get 'XXXXX' results again.

Of course, I had to compile simulation libraries and I've done it in Xilinx
ISE. I had a lot of warnings (hundreds) only for simprim library. These are
the warnings:
-- Compiling entity x_fdd
-- Compiling architecture x_fdd_v of x_fdd
-- Compiling entity x_fddrcpe
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.v hd(8220):
tbpd_GSR_Q_C0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.v hd(8220):
VITAL timing generic missing port reference(s).
(1076.4 section 4.3.2.1.2)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.v hd(8241):
tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: [6] C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.v hd(8241):
VITAL timing generic missing port reference.
(1076.4 section 4.3.2.1.2)
....

I don't like this warnings, of course. On the other hand, post-map
simulation worked fine on ModelSim. And after I run simulation for another
1400ns (loop it again) I got results which I like

Has anyone had similiar problems?

I can post you my code, if you like, and testbench.

Thnx for any help....
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Library woes switching between ModelSim and Xilinx ISE Garrick VHDL 6 04-08-2009 02:42 PM
How to print the .ngr-files or the pictures from the ISE simulator ? HansWernerMarschke@web.de VHDL 0 06-07-2008 09:55 PM
code 211 in modelsim / Xilinx ISE sim problem palo VHDL 0 05-02-2007 12:31 PM
ISE Simulator error with package july VHDL 2 04-17-2007 09:05 AM
How to print a state flow graph for a state machine using Xilinx ISE or ModelSim Weng Tianxiang VHDL 3 07-25-2006 01:19 PM



Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57