Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > vsim-vcd-3228 Error vcd simulation

Thread Tools

vsim-vcd-3228 Error vcd simulation

neo_anderson neo_anderson is offline
Junior Member
Join Date: Oct 2007
Posts: 3

i am doing simulation (modelsim) using the captured vcd file,

i encountered an error

************************************************** **********************
Error: (vsim-VCD-3228 ) -vcdstim: /source/stage.vcd(7932): Bit 100 is out of range for port 'SIG_RD_feedback_vector_scalar1_357_in[126:125]'.
************************************************** *****************************
Did any one of u cme across this type of error .does any on know how to solve this, i captured the activity using vcd dumports.


Last edited by neo_anderson; 01-10-2008 at 12:50 PM..
Reply With Quote

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Problem with post-route simulation / timing simulation jasperng VHDL 0 11-27-2008 06:23 AM
Dumping real signals in VCD Sajan VHDL 8 07-21-2007 07:39 AM
VCD file format Neil Zanella VHDL 3 06-13-2006 10:12 PM
Convert WLF to VCD Mancini Stephane VHDL 3 04-15-2005 05:05 AM
VCD file generation sunil VHDL 5 04-26-2004 05:50 AM