Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > using simulation time in testbench

Thread Tools

using simulation time in testbench

warren_ar warren_ar is offline
Junior Member
Join Date: Jan 2008
Posts: 1
i am writing a testbench that requires me to use the current simulation time in the calculation of when the next event will or should occur, is this possible?

i know of a workaround by using my own counter in the testbench but i was wondering if this was an alternative, because of the time taken to simulate would be long in cases of high resolution.


Last edited by warren_ar; 01-09-2008 at 01:47 PM..
Reply With Quote

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Co simulation of SystemC files with VHDL testbench doromdor VHDL 0 12-07-2009 12:06 PM
Problem with post-route simulation / timing simulation jasperng VHDL 0 11-27-2008 06:23 AM
Running testbench simulation problem with Quartus II 4.2 and Modelsim 6.0d Guido VHDL 3 01-30-2006 06:39 PM
Best testbench style for microprocessor bus simulation Doug Miller VHDL 4 01-30-2004 09:08 AM
Re: Best testbench style for microprocessor bus simulation Mike Treseler VHDL 1 01-29-2004 10:48 PM