Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Verilog Task Call with VHDL TestBench

Reply
Thread Tools

Verilog Task Call with VHDL TestBench

 
 
masini
Guest
Posts: n/a
 
      04-05-2006
Hello,

anyone know how I could call a verilog task through a VHDL Testbench?
I have a protected Verilog modul with an VHDL interface. I have built a
Tesbench in VHDL. But now I need also to call the task in the protected
Verilog.
I think in Verilog Testbench would do it so:
<instance_name>.task_name;

And in VHDL???

Thank you very much.

Masini


 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
VHDL Entity/Architecture and Verilog Testbench rman1234 VHDL 2 04-19-2010 07:20 PM
How to make a testbench with white noise in ISE in verilog or vhdl? titan85 Hardware 0 03-24-2010 10:21 AM
How to write system verilog testbench assertions for a VHDL design zj82119 VHDL 0 10-21-2008 10:18 PM
Common Testbench for both VHDL/Verilog designs pap74 VHDL 0 03-17-2008 07:22 PM
verilog testbench fot vhdl ams apurva VHDL 1 02-06-2007 05:22 PM



Advertisments