Verilog RTL and Behavioral Testbench

03-25-2006

Hi all,

I am reading the book "Writing Testbench" and found my previous
testbench style is RTL.
Can I change Verilog RTL Testbench to Behavioral Testbench, is the
below code right?

//---- RTL style---
Always@(posedge clk)
If(EN)
...
//------------------

//----Behavioral style---
Always begin
wait(EN);
@(posedge clk);
...
end
//-----------------------

Is there any other better Behavioral style?

Any suggestions will be appreciated!
Best regards,
Davy

03-26-2006

This "Behavioral style" is an attempt to optimize for faster
simulation. In reality, it may end up running a lot slower, depending
on your simulator.

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
VHDL Entity/Architecture and Verilog Testbench	rman1234	VHDL	2	04-19-2010 07:20 PM
verilog testbench fot vhdl ams	apurva	VHDL	1	02-06-2007 05:22 PM
Verilog Task Call with VHDL TestBench	masini	VHDL	0	04-05-2006 08:37 AM
[question] Verilog RTL parser in Ruby?	Kev Jackson	Ruby	9	08-02-2005 06:42 PM
ASIC RTL and FPGA RTL	Anand P Paralkar	VHDL	1	04-26-2004 01:09 PM