Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > "ERROR:Xst:1548 - file.vhd line xx: Negative range in type of signal <h> is not supported"

Reply
Thread Tools

"ERROR:Xst:1548 - file.vhd line xx: Negative range in type of signal <h> is not supported"

 
 
Santosh
Guest
Posts: n/a
 
      03-16-2006
Hi,

I am using floating point package provided by 1076.3 working group
(David
Bishop et. al.). For synthesis i am using Xilinx ISE. Of course, I am
unable
to synthesize.
Whether Xilinx has fixed this problem or not....
i am still getting the same error "Negative range in type of signal
<dresult> is not supported."
i have even downloaded the service pack which they have mentioned in
the answer

"For real type functions, this problem has been fixed in the latest
6.2i Service Pack, available
at:http://support.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is 6.2i Service Pack 1."

could u please tell me the way how to use the package on the xilinx
only without going to the synplicity tool as because i don't have the
synplicity tool....




Thanks,
Santosh kumar

Santosh kumar

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Assignment to output signal from internal signal not istantaneous dibacco73 VHDL 1 02-12-2009 11:28 PM
"Target of signal assignment is not a signal" Nicolas Moreau VHDL 9 07-25-2007 04:21 PM
Use of both positive reference and negative reference of the same signal for Xilinx chips would cause additional LUT delay? Weng Tianxiang VHDL 6 03-19-2007 04:58 PM
"ERROR:Xst:1548 - file.vhd line xx: Negative range in type of signal <h> is not supported" Santosh VHDL 0 03-16-2006 06:24 PM
Negative setup and Negative hold prem_eda VHDL 5 10-11-2004 12:14 PM



Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57