Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Verification, terminologie issu

Reply
Thread Tools

Verification, terminologie issu

 
 
thomas.b36@gmail.com
Guest
Posts: n/a
 
      03-07-2006
Hi all,

What's that mean : "Low Level Verification of ASIC Soc"?. The SoC
should be tested on development board containing FPGA, CPU and so. In
this cas how would you proceed using C programming?. Do one need to be
proficient in C prog or just fonctional C will do?.

Thank for your precious time Gentlemans and Ladies.

Thomas.

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Array Count Issu Nick Bo Ruby 10 09-19-2008 03:41 PM
Object List Control: Align Data Grid Issu Bharani Dharan ASP .Net Mobile 0 11-06-2007 06:39 AM
Comment trapper un evenement MouseEvent issu de javax.swing.plaf.basic.BasicTableUI$Handler philippe.bodard@videotron.ca Java 4 10-25-2007 01:26 AM



Advertisments