Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > VCS simulation for VHDL DUT and Verilog test bench

Thread Tools

VCS simulation for VHDL DUT and Verilog test bench

kartikey kartikey is offline
Junior Member
Join Date: Dec 2007
Posts: 1
I have VHDL package in file1.vhd. This package is used in DUT file2.vhd. Test bench to test this DUT is developed in verilog (file3.v). I need to simulate it using vcs mix mode simulation. If possible, someone please show me the steps to do the process for vcs-mx.
Reply With Quote

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
How to force an internal wire which is deep inside DUT hierachy attop level testbench using VHDL design? One Cent VHDL 7 09-10-2012 10:53 PM
vcs simulation problem priyanka24 VHDL 0 02-19-2012 04:58 AM
Use verilog component in vhdl bench picnanard VHDL 0 03-12-2009 02:09 PM
simulation and test bench john VHDL 3 03-28-2006 11:49 PM
test test test test test test test Computer Support 2 07-02-2003 06:02 PM