Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > where to use CPLD & where to use FPGA?

Reply
Thread Tools

where to use CPLD & where to use FPGA?

 
 
kulkarku@math.net
Guest
Posts: n/a
 
      03-02-2006
Hi i am new VLSI technology.
can anybody suggest me the criteria for choosing FPGA/CPLD for design.
which parameters play imp role in distingwishing them?
any guidline for that.

 
Reply With Quote
 
 
 
 
Matt North
Guest
Posts: n/a
 
      03-02-2006
They way i distinguish between the two is:

CPLD
-Instant On
-Non-volatile
-Reconfigurable*
-Fixed Path Delays
-Low/Medium size.

FPGA
-Setup Time
-Volatile
-Reconfigurable
-Good for large designs.

With these points in mind CPLD is normally good for control applications and
logic soaking, FPGA is good for complex designs rich in register
utilisation.



<> wrote in message
news: oups.com...
> Hi i am new VLSI technology.
> can anybody suggest me the criteria for choosing FPGA/CPLD for design.
> which parameters play imp role in distingwishing them?
> any guidline for that.
>



 
Reply With Quote
 
 
 
 
Chris S
Guest
Posts: n/a
 
      03-02-2006
I agree with Matt's list but I'd add.

CPLD - handles large sum-of-products logic with fewer levels of logic.

i.e good for very fast decoders and such like.

Chris

 
Reply With Quote
 
Muralidharan
Guest
Posts: n/a
 
      03-02-2006
CPLD can be used in low gate count designs and FPGAs for more complex
ones. CPLD is mainly for Glue logic small controllers and others that
does not require much gates. FPGA can be used for complex algorithm
implementation and we can even implements RAMs. And more over FPGAs are
available with different cores now-a-days.

 
Reply With Quote
 
David R Brooks
Guest
Posts: n/a
 
      03-03-2006
wrote:
> Hi i am new VLSI technology.
> can anybody suggest me the criteria for choosing FPGA/CPLD for design.
> which parameters play imp role in distingwishing them?
> any guidline for that.
>

Most CPLDs have one flipflop per package signal pin.
So if your design needs more flipflops than there are signal pins in the
package, it's a done deal: FPGA.
 
Reply With Quote
 
Thomas Stanka
Guest
Posts: n/a
 
      03-03-2006
Hello,

Matt North schrieb:

> They way i distinguish between the two is:
>
> CPLD
> -Instant On
> -Non-volatile


Also valid for some FPGA famillies.

> -Reconfigurable*


? Same as FPGA ?

> -Fixed Path Delays
> -Low/Medium size.


Also true for small FPGAs *g*

> FPGA
> -Setup Time
> -Volatile


Only true for some FPGAs

> -Reconfigurable
> -Good for large designs.
>
> With these points in mind CPLD is normally good for control applications and
> logic soaking, FPGA is good for complex designs rich in register
> utilisation.


Nowadays its hard to distinguish between CPLD and FPGA because naming a
device CPLD or FPGA is more marketing than anything else.

Traditional CPLDs have siginifcant less registers and are very limited
in routing pathes, but provide a good timing for each path. FPGAs
provide more registers and are totaly flexible in interconnecting logic
and registers while having longer routing delays [1].

bye Thomas

[1] for compareable technology. Don't expect a 0.5um CPLD to reach the
timing of a Virtex4.

 
Reply With Quote
 
kulkarku@math.net
Guest
Posts: n/a
 
      03-06-2006
Thanks everybody for the help.

Thomas Stanka wrote:
> Hello,
>
> Matt North schrieb:
>
> > They way i distinguish between the two is:
> >
> > CPLD
> > -Instant On
> > -Non-volatile

>
> Also valid for some FPGA famillies.
>
> > -Reconfigurable*

>
> ? Same as FPGA ?
>
> > -Fixed Path Delays
> > -Low/Medium size.

>
> Also true for small FPGAs *g*
>
> > FPGA
> > -Setup Time
> > -Volatile

>
> Only true for some FPGAs
>
> > -Reconfigurable
> > -Good for large designs.
> >
> > With these points in mind CPLD is normally good for control applications and
> > logic soaking, FPGA is good for complex designs rich in register
> > utilisation.

>
> Nowadays its hard to distinguish between CPLD and FPGA because naming a
> device CPLD or FPGA is more marketing than anything else.
>
> Traditional CPLDs have siginifcant less registers and are very limited
> in routing pathes, but provide a good timing for each path. FPGAs
> provide more registers and are totaly flexible in interconnecting logic
> and registers while having longer routing delays [1].
>
> bye Thomas
>
> [1] for compareable technology. Don't expect a 0.5um CPLD to reach the
> timing of a Virtex4.


 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Vhdl - Xc95108 CPLD A2K VHDL 8 02-27-2005 06:10 PM
frequency doubler in Altera CPLD anupam VHDL 7 11-20-2004 05:46 AM
PLL in CPLD Kriki VHDL 0 09-16-2004 03:46 PM
DAC implementation via VHDL within a CPLD AlfonsoGarcia VHDL 4 06-15-2004 07:11 AM
predictable timing for xilinx cpld? guille VHDL 0 12-19-2003 10:18 AM



Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57