![]() |
|
|
|||||||
![]() |
VHDL - std_logic_vector or bit_vector? |
|
|
Thread Tools | Search this Thread |
|
|
#1 |
|
What's the difference between std_logic_vector and bit_vector? When to use
one or the other? I'm coding a multiplier array (2 operands of 8 bits), what type should I use? Discuss, Xiao Xin Xiao |
|
|
|
|
#2 |
|
Posts: n/a
|
Xin Xiao wrote:
> What's the difference between std_logic_vector and bit_vector? When to > use one or the other? I'm coding a multiplier array (2 operands of 8 > bits), what type should I use? numeric_std.unsigned > Discuss, Google, http://groups.google.com/groups/sear...std+bit+vector Mike Treseler |
|