Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > std_logic_vector or bit_vector?

Reply
Thread Tools

std_logic_vector or bit_vector?

 
 
Xin Xiao
Guest
Posts: n/a
 
      12-05-2007
What's the difference between std_logic_vector and bit_vector? When to use
one or the other? I'm coding a multiplier array (2 operands of 8 bits), what
type should I use?

Discuss,

Xiao

 
Reply With Quote
 
 
 
 
Mike Treseler
Guest
Posts: n/a
 
      12-06-2007
Xin Xiao wrote:
> What's the difference between std_logic_vector and bit_vector? When to
> use one or the other? I'm coding a multiplier array (2 operands of 8
> bits), what type should I use?


numeric_std.unsigned

> Discuss,


Google,

http://groups.google.com/groups/sear...std+bit+vector
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Array of std_logic_vector Willem Oosthuizen VHDL 3 02-26-2010 12:27 AM
character to std_logic_vector Pedro Claro VHDL 7 10-21-2009 08:38 AM
inout std_logic_vector to array of std_logic_vector of generic length conversion... Thomas Rouam VHDL 6 11-09-2007 11:49 AM
std_logic_vector port doesn't work after synthesis. Mike VHDL 3 07-09-2003 09:10 PM
STD_LOGIC_VECTOR vs. UNSIGNED vs. SIGNED Jeremy Pyle VHDL 3 06-28-2003 10:47 PM



Advertisments