Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > VHDL wait statment

Reply
Thread Tools

VHDL wait statment

 
 
pelotudo pelotudo is offline
Junior Member
Join Date: Nov 2007
Posts: 3
 
      12-01-2007
hello i am doing a program that counts the ones in an input vector. It is asynchronous so i only have one input and one output (CounterDataIn, CounterDataOut).
If I do it it with wait statements it works but the wait is not suported in synthesis!!!
If I do it through a sensitivity list, it doesn't work!!!
How can I make it work without wait statements?

Here is the architecture:
begin
process (CounterDataIn)
variable count : integer := 0;
variable sum : integer := 0;
begin
if (count /= CounterDataIn'length) then
if (CounterDataIn(count) = '1') then
sum := sum + 1;
count := count + 1;
CounterDataOut <="1111";
elsif (CounterDataIn(count) = '0') then
count := count + 1;
CounterDataOut <="0000";
end if;
elsif (count = CounterDataIn'length) then
CounterDataOut <= std_logic_vector(to_unsigned(sum, CounterDataOut'length));
end if;
end process;
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
VHDL-2002 vs VHDL-93 vs VHDL-87? afd VHDL 1 03-23-2007 09:33 AM
PIX route inside statment John Cisco 1 09-27-2005 03:06 AM
Using "For Each ctrl In.." Statment Inside UserControl crjunk ASP .Net 2 09-03-2004 06:23 PM
How to make "fork/wait" to WAIT longer? Huey C Programming 1 03-01-2004 02:01 PM
Return statment JL ASP .Net 2 12-17-2003 10:47 AM



Advertisments