Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Opening for Microprocessor RLM-Engineer

Reply
Thread Tools

Opening for Microprocessor RLM-Engineer

 
 
subhendu
Guest
Posts: n/a
 
      11-30-2007
Post: Processor RLM Engineer

Job Description:
The Candidate Needs to Work with the Micro Processor Development Team
with our Client Semicon R&D Lab.

Desired Skill Set:
# 3+ years of active hands on experience in designing Macros for
Processor Development or similar product Will work with Processor Unit
Leads and other Circuit Designers to implement small ASIC like Macros
in advanced deep submicron low power technology nodes.
# Must be familiar with modern high-speed and low-power circuit design
techniques
# Must be familiar with design issues in 90 nm and smaller nodes.
# Understanding vhdl, logic and digital design concepts, clocking,
clock phase, setup time, hold time borrowing etc
# Transistor Level Timing Closure, implement the layout, make changes
to layout for optimal timing
# Physical design using modern automated place-and-route (preferably
Cadence based) and DRC/LVS/ERC tool flows.
# Cadence Custom Design Tools - Schematic editor, Virtuoso LE and
virtuoso XL.

Contact Person: Subhendu
Email: http://www.velocityreviews.com/forums/(E-Mail Removed)
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
hello friend i facing a probelm to create code for 8 bit microprocessor honeysangam@gmail.com VHDL 3 03-17-2006 07:06 PM
Microprocessor memory Stefan Duenser VHDL 4 01-06-2005 06:57 PM
VHDL code for a microprocessor abhishek jain VHDL 5 02-04-2004 09:05 AM
Best testbench style for microprocessor bus simulation Doug Miller VHDL 4 01-30-2004 09:08 AM
Re: Best testbench style for microprocessor bus simulation Mike Treseler VHDL 1 01-29-2004 10:48 PM



Advertisments