report"" in vhdl

does any body know how to display signals values in vhdl?
I mean the equivalent of $display("message :") &value; in verilog language.
Bedrr;

bedrr