Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > New alternative to CPLD and basic FPGA

Reply
Thread Tools

New alternative to CPLD and basic FPGA

 
 
Donato Pace
Guest
Posts: n/a
 
      01-27-2006
Hail, i am an italian student of electronic at italian university..



I have found another method to realize un state finite autome, without
complex circuit, without microprocessors, without FPGA, without logic gates
with feedback of Flip-Flop!!!!!!!!!!!!!!!

My circuit is very simple and it has not affect from problems of alee
statics and dinamics, moreover is very easy to program and the effective
states is only the real states that is necessary for project, without the
problems that offers the Flip Flops and logic gates that obligate the
customer to define all the possible 2^n states that they come produced, of
which an unfortunately only part are really useful to the plan, moreover
because of to these states the circuita complexity increases them, reducing
is the times of execution that the time in order to program chip the
ASIC/FPGA!!!!!!!!!!!!

My circuit uses only one around most common memory with little
components!!!!!!!!



Joke is not one.... I hope that you will take in consideration my plan that
I have already experimented. I would want to sell it.... you are
interested?





Please reply to me.


 
Reply With Quote
 
 
 
 
Zara
Guest
Posts: n/a
 
      01-27-2006
On Fri, 27 Jan 2006 10:58:35 +0100, "Donato Pace"
<> wrote:

>Hail, i am an italian student of electronic at italian university..
>
>
>
>I have found another method to realize un state finite autome, without
>complex circuit, without microprocessors, without FPGA, without logic gates
>with feedback of Flip-Flop!!!!!!!!!!!!!!!
>
>My circuit is very simple and it has not affect from problems of alee
>statics and dinamics, moreover is very easy to program and the effective
>states is only the real states that is necessary for project, without the
>problems that offers the Flip Flops and logic gates that obligate the
>customer to define all the possible 2^n states that they come produced, of
>which an unfortunately only part are really useful to the plan, moreover
>because of to these states the circuita complexity increases them, reducing
>is the times of execution that the time in order to program chip the
>ASIC/FPGA!!!!!!!!!!!!
>
>My circuit uses only one around most common memory with little
>components!!!!!!!!
>
>
>
>Joke is not one.... I hope that you will take in consideration my plan that
>I have already experimented. I would want to sell it.... you are
>interested?
>
>
>
>
>
>Please reply to me.
>


Maybe it is something like a fed-back PROM? It sounds such an old
idea... at least 20-30 years old...

 
Reply With Quote
 
 
 
 
Rob Young
Guest
Posts: n/a
 
      01-27-2006
>>My circuit uses only one around most common memory with little
>>components!!!!!!!!
>>
>>
>>
>>Joke is not one.... I hope that you will take in consideration my plan
>>that
>>I have already experimented. I would want to sell it.... you are
>>interested?
>>
>>
>>
>>
>>
>>Please reply to me.
>>

>
> Maybe it is something like a fed-back PROM? It sounds such an old
> idea... at least 20-30 years old...
>


CY7C235 registered PROM...


 
Reply With Quote
 
Andy Peters
Guest
Posts: n/a
 
      01-27-2006
Rob Young wrote:
> >>My circuit uses only one around most common memory with little
> >>components!!!!!!!!
> >>
> >>Joke is not one.... I hope that you will take in consideration my plan
> >>that
> >>I have already experimented. I would want to sell it.... you are
> >>interested?
> >>
> >>Please reply to me.
> >>

> >
> > Maybe it is something like a fed-back PROM? It sounds such an old
> > idea... at least 20-30 years old...
> >

>
> CY7C235 registered PROM...


funny how the ancients always steal your best ideas ...

-a

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
FPGA/CPLD group on LinkedIn wmwmurray@gmail.com VHDL 2 03-05-2008 04:56 AM
Coding for CPLD vs FPGA axr0284 VHDL 4 02-20-2008 11:23 PM
Counter Issue on FPGA and CPLD BC VHDL 11 06-21-2006 07:01 PM
where to use CPLD & where to use FPGA? kulkarku@math.net VHDL 6 03-06-2006 07:27 AM
Coding style for CPLD vs FPGA Analog Guy VHDL 3 03-14-2005 08:26 AM



Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57