Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > using 2 diffrent clock rates in a design.

Reply
Thread Tools

using 2 diffrent clock rates in a design.

 
 
Abs
Guest
Posts: n/a
 
      01-25-2006
Hi friends.
how r u all doing,
well i have a doubt here. i have to write a tcl script to produce an
input from a file at a clock rate "clk1" and then capture the output of
the DUT at a diffrent clock rate say "clk2". now i have to give input
to DUT at a while loop and then capture at a diffrent loop. i'am facing
problem here/
any clues or ideas how to proceed..
plzz reply soon..

thanks

bye

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Max clock rates in standard cell? Tim Neeson VHDL 3 07-05-2006 06:38 PM
Serial links / clock rates? thefunnel@aol.com Cisco 2 03-28-2006 11:09 AM
using 2 diffrent clock rates in a design. Abs VHDL 0 01-25-2006 08:25 AM
using 2 diffrent clock rates in a design. Abs VHDL 0 01-25-2006 08:23 AM
using 2 diffrent clock rates in a design. Abs VHDL 0 01-25-2006 08:12 AM



Advertisments