Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Verilog / Simulink Cosimulation??

Thread Tools

Verilog / Simulink Cosimulation??

vex_helix vex_helix is offline
Junior Member
Join Date: Oct 2007
Posts: 4

I designed a Viterbi decoder in Verilog and need a testbench to verify its functionality. I really don't want to create testbenches in verilog. I read about the link for modelsim for matlab/simulink but will that be sufficient to check funtionality and find BER (is it a true verification? Can I trust the results)? This is what I am trying to do: (binary generator->encoder->modulator->AWGN->demodulator-> [Verilog decoder] -> [Tx/Rx BER calculator]->display)

Reply With Quote

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
ModelSim + Simulink VHDL Cosimulation Patrick VHDL 3 10-08-2009 10:51 AM
cosimulate VHDL with Simulink help need sgdaim Hardware 0 11-22-2006 02:25 PM
wxpython or PyQT to make a simulink clone ? Python 5 06-02-2005 01:35 PM
Simulink / Active HDL Cosimulation Patrick VHDL 0 10-29-2004 12:30 PM
Modeling hardware in Matlab/Simulink (delay, etc.)? moe VHDL 1 10-26-2003 08:38 PM