Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Asynchronous sequential always block with 2 clock signals

Reply
Thread Tools

Asynchronous sequential always block with 2 clock signals

 
 
Prashanth Rao Prashanth Rao is offline
Junior Member
Join Date: Sep 2007
Posts: 1
 
      09-19-2007
Can anyone please give me the Verilog code which should have an asynchronous sequential always block with 2 clock signals.

--Prashanth
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Fo:Block can you check to see if a block contains any text by using the block id? morrell XML 1 10-10-2006 07:18 PM
Signals and variables, concurrent and sequential assignments Taras_96 VHDL 5 04-14-2005 03:07 AM
Signals across two clock domains Weng Tianxiang VHDL 9 12-22-2003 09:36 PM
[VirtexII + VHDL] problems with clock signals... Yttrium VHDL 1 11-27-2003 11:45 PM



Advertisments