Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > synthesizable delay using vhdl

Reply
Thread Tools

synthesizable delay using vhdl

 
 
ravi33811 ravi33811 is offline
Junior Member
Join Date: Sep 2007
Posts: 3
 
      09-13-2007
--------------------------------------------------------------------------------

hi can any tell how to writ vhdlcode
to introduce delay which is synthesizable

like
a<=b after 50 ns;
c<= d after 30 ns
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
A very high level code in VHDL, is it Synthesizable? ramtinraji VHDL 0 01-18-2008 11:59 AM
Is floating_pkg (VHDL-2006) synthesizable ? Ved VHDL 2 11-07-2006 08:33 AM
Synthesizable VHDL aravind VHDL 2 10-30-2006 05:18 PM
question on timing in synthesizable vhdl Mike Treseler VHDL 5 09-13-2005 10:07 AM
SOS! newbie question about synthesizable VHDL : synthesis run successfully but post-synthesis failed... walala VHDL 4 09-09-2003 08:41 AM



Advertisments