|
|
|
|
|
|||||||
 |
VHDL - synthesizable delay using vhdl |
|
|
Thread Tools | Search this Thread |
09-13-2007, 05:02 AM
|
#1 |
synthesizable delay using vhdl
--------------------------------------------------------------------------------
hi can any tell how to writ vhdlcode to introduce delay which is synthesizable like a<=b after 50 ns; c<= d after 30 ns ravi33811 |
|
|
|
|
| Thread Tools | Search this Thread |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| How to execute an external software from VHDL? And how to interface VHDL with JAVA? | becool_nikks | Software | 0 | 03-06-2009 07:08 PM |
| loop according to the delay | kavidream24 | Software | 0 | 12-23-2008 02:18 AM |
| synthesizable divide operation in VHDL | varshini | Hardware | 0 | 12-02-2008 06:55 AM |
| Help on auto conversion from Matlab to vhdl on filter design | hardheart | Hardware | 0 | 12-07-2007 09:19 AM |
| ARRAY(n DOWNTO 0) OF STD_LOGIC_VECTOR(m DOWNTO 0) - VHDL | freitass | Hardware | 0 | 11-01-2007 03:44 PM |
