Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - Finding signal types within Modelsim using TCL

 
Thread Tools Search this Thread
Old 09-12-2007, 12:02 PM   #1
Default Finding signal types within Modelsim using TCL


Hi,

Within the Modelsim I am trying to force all signals (integer,
std_logic, std_logic_vector and type) named RET_ within a particular
instance to an active state.
I understand that I use: find signals sim:/tb_dut/dut/pro/RET_* to
find all signals within that region, but how do then find out the
particular type of a signal, so that I know how to force it i.e left
most value for integers, right most value for types, 1 for std_logic
and 1's for std_logic_vector? Would I need to use the describe
command?

Thanks
Andy



aclegg1986@googlemail.com
  Reply With Quote
Old 09-12-2007, 12:38 PM   #2
Jonathan Bromley
 
Posts: n/a
Default Re: Finding signal types within Modelsim using TCL
On Wed, 12 Sep 2007 11:02:27 -0000, wrote:

>Hi,
>
> Within the Modelsim I am trying to force all signals (integer,
>std_logic, std_logic_vector and type) named RET_ within a particular
>instance to an active state.
>I understand that I use: find signals sim:/tb_dut/dut/pro/RET_* to
>find all signals within that region, but how do then find out the
>particular type of a signal, so that I know how to force it i.e left
>most value for integers, right most value for types, 1 for std_logic
>and 1's for std_logic_vector? Would I need to use the describe
>command?


Yes, I think that does what you want.

Unfortunately, the result of [describe] is designed for
human rather than machine readership. However, the
format isn't too complicated and an easy bit of Tcl
will unravel most of the common cases. For enums, the
first word of the first line is "Enumeration" and the
second line contains a convenient list of the literals.
Records and arrays are described in a nierarchical way,
with indentation (using spaces) to indicate levels
of hierarchy. Not trivial, but definitely possible.
--
Jonathan Bromley, Consultant

DOULOS - Developing Design Know-how
VHDL * Verilog * SystemC * e * Perl * Tcl/Tk * Project Services

Doulos Ltd., 22 Market Place, Ringwood, BH24 1AW, UK

http://www.MYCOMPANY.com

The contents of this message may contain personal views which
are not the views of Doulos Ltd., unless specifically stated.


Jonathan Bromley
  Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
I am having trouble editing a signal in a sub program. Haai Hardware 0 08-28-2007 02:58 PM
Need help on Modelsim VHDL syntax? ASAP:) kaji General Help Related Topics 0 03-14-2007 10:43 PM
Need help on a Modelsim VHDL Syntax? ASAP:) kaji Software 0 03-14-2007 10:43 PM
Need Help on a Modelsim VHDL Syntax....ASAP:) kaji Hardware 0 03-14-2007 10:41 PM
IMHO, Digital SECAM video is better than Analog NTSC video Radium DVD Video 167 10-25-2006 04:16 AM




SEO by vBSEO 3.3.2 ©2009, Crawlability, Inc.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46