![]() |
|
|
|||||||
![]() |
VHDL - Finding signal types within Modelsim using TCL |
|
|
Thread Tools | Search this Thread |
|
|
#1 |
|
Hi,
Within the Modelsim I am trying to force all signals (integer, std_logic, std_logic_vector and type) named RET_ within a particular instance to an active state. I understand that I use: find signals sim:/tb_dut/dut/pro/RET_* to find all signals within that region, but how do then find out the particular type of a signal, so that I know how to force it i.e left most value for integers, right most value for types, 1 for std_logic and 1's for std_logic_vector? Would I need to use the describe command? Thanks Andy aclegg1986@googlemail.com |
|
|
|
|
#2 |
|
Posts: n/a
|
On Wed, 12 Sep 2007 11:02:27 -0000, wrote:
>Hi, > > Within the Modelsim I am trying to force all signals (integer, >std_logic, std_logic_vector and type) named RET_ within a particular >instance to an active state. >I understand that I use: find signals sim:/tb_dut/dut/pro/RET_* to >find all signals within that region, but how do then find out the >particular type of a signal, so that I know how to force it i.e left >most value for integers, right most value for types, 1 for std_logic >and 1's for std_logic_vector? Would I need to use the describe >command? Yes, I think that does what you want. Unfortunately, the result of [describe] is designed for human rather than machine readership. However, the format isn't too complicated and an easy bit of Tcl will unravel most of the common cases. For enums, the first word of the first line is "Enumeration" and the second line contains a convenient list of the literals. Records and arrays are described in a nierarchical way, with indentation (using spaces) to indicate levels of hierarchy. Not trivial, but definitely possible. -- Jonathan Bromley, Consultant DOULOS - Developing Design Know-how VHDL * Verilog * SystemC * e * Perl * Tcl/Tk * Project Services Doulos Ltd., 22 Market Place, Ringwood, BH24 1AW, UK http://www.MYCOMPANY.com The contents of this message may contain personal views which are not the views of Doulos Ltd., unless specifically stated. Jonathan Bromley |
|
![]() |
| Thread Tools | Search this Thread |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| I am having trouble editing a signal in a sub program. | Haai | Hardware | 0 | 08-28-2007 02:58 PM |
| Need help on Modelsim VHDL syntax? ASAP:) | kaji | General Help Related Topics | 0 | 03-14-2007 10:43 PM |
| Need help on a Modelsim VHDL Syntax? ASAP:) | kaji | Software | 0 | 03-14-2007 10:43 PM |
| Need Help on a Modelsim VHDL Syntax....ASAP:) | kaji | Hardware | 0 | 03-14-2007 10:41 PM |
| IMHO, Digital SECAM video is better than Analog NTSC video | Radium | DVD Video | 167 | 10-25-2006 04:16 AM |