Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > 2 Multiplied clock sync.

Reply
Thread Tools

2 Multiplied clock sync.

 
 
klior klior is offline
Junior Member
Join Date: Jul 2007
Posts: 2
 
      07-31-2007
Hi
I have got 2 Multiplied External clock (40MHz & 10MHz) that reach my FPGA.
I assume that they are Synchronize each other.
The 10MHZ is used as Main Trigger and the 40MHz as the actual trigger (so I need to sample 4 times in the 10MHz period)
Is anyone had any idea how to implement it in VHDL or Block design?
If u can recommend about particular article it will be great too.
Thanks a lot
Lior
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Re: sequence multiplied by -1 Thomas Jollans Python 45 10-06-2010 01:28 PM
Re: sequence multiplied by -1 Yingjie Lan Python 3 10-03-2010 03:14 PM
sequence multiplied by -1 Yingjie Lan Python 2 09-26-2010 12:41 PM
I think I just fell in love.........non-multiplied CPU.... thingy NZ Computing 20 10-26-2007 11:38 PM
problems at multiplication (Currency multiplied with float) abdul_n_khan@hotmail.com C++ 10 12-17-2005 01:59 AM



Advertisments