Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - What is the meaning of a signal in VHDL

 
Thread Tools Search this Thread
Old 06-22-2007, 02:48 PM   #1
Default What is the meaning of a signal in VHDL


Hi All,
Is a signal in VHDL supposed to mean that we have a source in the
entity somewhere. Can there be any Verilog analogy to the signal in
VHDL
-Parag



parag_paul@hotmail.com
  Reply With Quote
Old 06-22-2007, 04:28 PM   #2
Frank Buss
 
Posts: n/a
Default Re: What is the meaning of a signal in VHDL
wrote:

> Is a signal in VHDL supposed to mean that we have a source in the
> entity somewhere. Can there be any Verilog analogy to the signal in
> VHDL


yes, it's called "wire" in Verilog.

--
Frank Buss,
http://www.frank-buss.de, http://www.it4-systems.de


Frank Buss
  Reply With Quote
Old 06-22-2007, 07:35 PM   #3
parag_paul@hotmail.com
 
Posts: n/a
Default Re: What is the meaning of a signal in VHDL
As far as I believe, there is no concept of a single physical wire in
VHDL ,
what signals could have possibly meant and what I feel after reading
about it is that,it is a source in an entity. ( if we are to extentd
the concept of source to sink in VHDL )



parag_paul@hotmail.com
  Reply With Quote
Old 06-22-2007, 08:35 PM   #4
Pinhas
 
Posts: n/a
Default Re: What is the meaning of a signal in VHDL

:
> As far as I believe, there is no concept of a single physical wire in
> VHDL ,
> what signals could have possibly meant and what I feel after reading
> about it is that,it is a source in an entity. ( if we are to extentd
> the concept of source to sink in VHDL )


It Can be either a wire or reg, if I use verilog analogy. It depends
on the usage.
Pinhas
http://bknpk.no-ip.biz
http://bknpk.no-ip.biz/usb_1.html



Pinhas
  Reply With Quote
Old 06-22-2007, 08:49 PM   #5
Frank Buss
 
Posts: n/a
Default Re: What is the meaning of a signal in VHDL
wrote:

> As far as I believe, there is no concept of a single physical wire in
> VHDL ,


In VHDL you can define input and output signals in the "port" section. If
you use "signal" inside a "architecture" section in VHDL, it is really the
same like Verilog, because "wire" is not a physical wire in verilog, too
and doesn't need to be a single wire, e.g. you can write "wire [7:0]
my_bus;", which is the same like "signal my_bus : std_logic_vector(7 downto
0);" in VHDL. And in VHDL you can define single bit signals, too, like int
"signal my_bit : std_logic;".

> what signals could have possibly meant and what I feel after reading
> about it is that,it is a source in an entity. ( if we are to extentd
> the concept of source to sink in VHDL )


No, it is more like a variable in computer programs. E.g. you can define a
state type like this:

type STATE_TYPE IS (IDLE, FOO, BAR);

Then you can use this type for a signal:

signal state : STATE_TYPE;

and in a process you can assign values to it and read from it:

process(reset, clk)
begin
if reset='1' then
state <= IDLE;
elsif rising_edge(clk) then
case state is
when IDLE =>
if something_interesting then
state <= FOO;
end if;
when FOO =>
if something_more_intersting then
state <= BAR;
end if;
when BAR =>
if unintersting then
state <= IDLE;
end if;
end case;
end if;
end process;

I think this is the same with "wire" in Verilog.

--
Frank Buss,
http://www.frank-buss.de, http://www.it4-systems.de


Frank Buss
  Reply With Quote
Old 06-22-2007, 09:41 PM   #6
parag_paul@hotmail.com
 
Posts: n/a
Default Re: What is the meaning of a signal in VHDL
Actually in Verilog
you can never write on a wire

like

wire a;

initial
begin
a = 1;
#12
a<=1;
end


Does not work. it will not allow you to do so.
rather, you can have

reg b;
assign a= b;
where a is an wire.
Now when you do

initial
begin
b=1;
#1
=0;
end

THis will be a signal source for the wire a. So I am back to confusion



parag_paul@hotmail.com
  Reply With Quote
Old 06-22-2007, 10:24 PM   #7
Mike Treseler
 
Posts: n/a
Default Re: What is the meaning of a signal in VHDL
wrote:

> THis will be a signal source for the wire a. So I am back to confusion


One source of this confusion is that vhdl signals
(or verilog wires) are only strictly needed to wire up
entity/module instances in a structural design.

Signals/Wires are always required in a testbench
to hook up the UUT instance.

Here is a verilog synthesis module using no wires.

http://home.comcast.net/~mike_treseler/div10.v

Here are a few vhdl synthesis designs using no signals.

http://home.comcast.net/~mike_treseler/

-- Mike Treseler


Mike Treseler
  Reply With Quote
Old 06-22-2007, 10:44 PM   #8
Frank Buss
 
Posts: n/a
Default Re: What is the meaning of a signal in VHDL
wrote:

> Actually in Verilog
> you can never write on a wire


I don't know much about Verilog, but looks like you are right and the
semantic is a bit different. E.g. in this example:

http://www.asic-world.com/tidbits/verilog_fsm.html

there is a function, which calculates the value of a wire. The result is
the same, if you use signals in VHDL with the syntax I've shown in my
previous posting, in Verilog it is just a bit more cumbersome to write,
because you can assign a value only once to a wire. Maybe Mike is right and
using registers in Verilog and variables in VHDL is better, because it
leads to smaller and better to maintain programs.

--
Frank Buss,
http://www.frank-buss.de, http://www.it4-systems.de


Frank Buss
  Reply With Quote
Old 06-22-2007, 11:30 PM   #9
parag_paul@hotmail.com
 
Posts: n/a
Default Re: What is the meaning of a signal in VHDL
Dues UUT mean unit under test ( the same thing we call DUT , design
under test
-Parag



parag_paul@hotmail.com
  Reply With Quote
Old 06-22-2007, 11:34 PM   #10
parag_paul@hotmail.com
 
Posts: n/a
Default Re: What is the meaning of a signal in VHDL
So the needs only comes in the Test bench scenario. What Mike meant
( if I read between the lines )

An UUT does not require any signals or wires ? Is it?
What about Verilog signals at the top level. Do they give you any
requirement for wire at all ( obviously the top level more often then
not is a test bench)
is the top level module synthesizable
-Parag




parag_paul@hotmail.com
  Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
How to execute an external software from VHDL? And how to interface VHDL with JAVA? becool_nikks Software 0 03-06-2009 07:08 PM
VHDL problem - Signal counter cannot be synthesized, bad synchronous description. shipacpoloy Software 0 08-14-2007 07:26 AM
Need help on Modelsim VHDL syntax? ASAP:) kaji General Help Related Topics 0 03-14-2007 10:43 PM
Need help on a Modelsim VHDL Syntax? ASAP:) kaji Software 0 03-14-2007 10:43 PM
Need Help on a Modelsim VHDL Syntax....ASAP:) kaji Hardware 0 03-14-2007 10:41 PM




SEO by vBSEO 3.3.2 ©2009, Crawlability, Inc.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46