![]() |
|
|
|
#1 |
|
Hi,
I'm searching for a VHDL implementation of a LFSR modulo 2 divisor to calculate the remainder of a polynomial division, with one bit per clock serial input and the remainder in output. Can someone send me an example of the VHDL code? Thank you. mn19 |
|
|
|
|
#2 |
|
Posts: n/a
|
mn19 wrote:
> I'm searching for a VHDL implementation of a LFSR modulo 2 divisor http://groups.google.com/groups/search?q=vhdl+fcs Mike Treseler |
|
![]() |
| Thread Tools | Search this Thread |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| VHDL Code for LFSR | Sultan1551 | General Help Related Topics | 0 | 04-26-2008 05:35 PM |