Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Mesa 5i21 Xilinx

Reply
Thread Tools

Mesa 5i21 Xilinx

 
 
Martin
Guest
Posts: n/a
 
      06-05-2007
Hi, Im new to card using Xilinx chips. Im developping a new vhd
prgogram, and on one Mesa example, at the very beginning of the code,
the following statements appear:

entity main is
port
(
-- bus interface signals --
LW_R: in std_logic;
DEN: in std_logic;
ADS: in std_logic;
BLAST: in std_logic;
WAITO: in std_logic;
READY: out std_logic;
INT: out std_logic;
HOLD: in std_logic;
HOLDA: inout std_logic;
RESET: in std_logic;
DISABLECONF: out std_logic;
DREQ: in std_logic;
DACK: in std_logic;
CCS: out std_logic;
INIT: out std_logic;

LAD: inout std_logic_vector (31 downto 0); -- data/address bus
lBE: in std_logic_vector (3 downto 0); -- byte enables

CHANDATA: inout std_logic_vector (31 downto 0);
RXEN: out std_logic_vector (15 downto 0);
TXEN: out std_logic_vector (15 downto 0);
LCLK: in std_logic;

-- led bits
LEDS: out std_logic_vector(7 downto 0)

);
end main;


CHANDATA refears to the I/O card signals, but I woul like to know what
are the others signals for. Are they internal signals, and no need of
manipulation is requiered?

thanks in advance,

Martin

 
Reply With Quote
 
 
 
 
ghelbig@lycos.com
Guest
Posts: n/a
 
      06-05-2007
On Jun 4, 6:46 pm, Martin <(E-Mail Removed)> wrote:
> Hi, Im new to card using Xilinx chips. Im developping a new vhd
> prgogram, and on one Mesa example, at the very beginning of the code,
> the following statements appear:
>
> entity main is
> port
> (
> -- bus interface signals --
> LW_R: in std_logic;
> DEN: in std_logic;
> ADS: in std_logic;
> BLAST: in std_logic;
> WAITO: in std_logic;
> READY: out std_logic;
> INT: out std_logic;
> HOLD: in std_logic;
> HOLDA: inout std_logic;
> RESET: in std_logic;
> DISABLECONF: out std_logic;
> DREQ: in std_logic;
> DACK: in std_logic;
> CCS: out std_logic;
> INIT: out std_logic;
>
> LAD: inout std_logic_vector (31 downto 0); -- data/address bus
> lBE: in std_logic_vector (3 downto 0); -- byte enables
>
> CHANDATA: inout std_logic_vector (31 downto 0);
> RXEN: out std_logic_vector (15 downto 0);
> TXEN: out std_logic_vector (15 downto 0);
> LCLK: in std_logic;
>
> -- led bits
> LEDS: out std_logic_vector(7 downto 0)
>
> );
> end main;
>
> CHANDATA refers to the I/O card signals, but I would like to know what
> are the others signals for. Are they internal signals, and no need of
> manipulation is required?
>
> thanks in advance,
>
> Martin


No offense, but, your question indicates that you are just learning
VHDL.

This should help: <http://www.amazon.com/gp/product/
1558605207/103-4357423-2097418>


 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Urgent need for 2 C++ contract Developers in Mesa, Arizona (Phoenix) pyramid36 C++ 1 05-22-2007 07:32 PM
Altera to Xilinx Ronny Hengst VHDL 1 07-24-2003 05:05 PM
xilinx logiblox and modelsim SE 5.6 Tim Terry VHDL 1 07-21-2003 03:25 PM
Xilinx synthetize problems Pedro Claro VHDL 7 07-10-2003 12:19 AM
Re: ModelSim 5.7 and xilinx libraries David Bishop VHDL 1 06-28-2003 04:53 PM



Advertisments